summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/MultiAssign.scala
blob: fbe57da5747a3642ef82a8260eff524bc3b1ae13 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
// See LICENSE for license details.

package chiselTests

import org.scalatest._

import chisel3._
import chisel3.testers.BasicTester
import chisel3.util._

class LastAssignTester() extends BasicTester {
  val countOnClockCycles = true.B
  val (cnt, wrap) = Counter(countOnClockCycles,2)

  val test = Wire(UInt(4.W))
  assert(test === 7.U)  // allow read references before assign references

  test := 13.U
  assert(test === 7.U)  // output value should be position-independent

  test := 7.U
  assert(test === 7.U)  // this obviously should work

  when(cnt === 1.U) {
    stop()
  }
}

class ReassignmentTester() extends BasicTester {
  val test = 15.U
  test := 7.U
}

class MultiAssignSpec extends ChiselFlatSpec {
  "The last assignment" should "be used when multiple assignments happen" in {
    assertTesterPasses{ new LastAssignTester }
  }
}

class IllegalAssignSpec extends ChiselFlatSpec {
  "Reassignments to non-wire types" should "be disallowed" in {
    intercept[chisel3.internal.ChiselException] {
      assertTesterFails{ new ReassignmentTester }
    }
  }
}