summaryrefslogtreecommitdiff
path: root/src/test/scala/ChiselTests/ModuleWire.scala
blob: 13e74a06d8fa93c9d4716fcc7a76366ee2a2fad5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
package ChiselTests
import Chisel._

class Inc extends Module {
  val io = new Bundle {
    val in  = UInt(INPUT,  32)
    val out = UInt(OUTPUT, 32)
  }
  io.out := io.in + UInt(1)
}

class ModuleWire extends Module {
  val io = new Bundle {
    val in  = UInt(INPUT,  32)
    val out = UInt(OUTPUT, 32)
  }
  val inc = Module(new Inc).io 
  inc.in := io.in
  io.out := inc.out 
}


class ModuleWireTester(c: ModuleWire) extends Tester(c) {
  for (t <- 0 until 16) {
    val test_in = rnd.nextInt(256)
    poke(c.io.in, test_in)
    step(1)
    expect(c.io.out, test_in + 1)
  }
}