index
:
chiselX
abstract-module
master
scala3-main-test
scala3-support
scala3-support-chisel6
Chisel with SFC compatibility
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2016-01-27
Remove unsupported FIRRTL node bit(); use bits()
Andrew Waterman
2016-01-27
In FIRRTL, bitwise operators return UInt
Andrew Waterman
2016-01-27
New FIRRTL syntax for reg
Andrew Waterman
2016-01-27
Only deduplicate when Module classname is the same
ducky
2016-01-27
Add unit test for module deduplication
ducky
2016-01-25
Emit FIRRTL muxes for aggregates
Andrew Waterman
2016-01-24
Disallow weak connect for Vec
Andrew Waterman
2016-01-23
Implement first draft of new FIRRTL changes
Andrew Waterman
2016-01-23
Change implicit clock name to clk to match Chisel2
Andrew Waterman
2016-01-23
Don't use deprecated constructs
Andrew Waterman
2016-01-23
Move firrtl subpackage to inside internal subpackage.
jackkoenig
2016-01-17
Remove unused WhenElse IR node
Andrew Waterman
2016-01-17
Improve code generation for When
Andrew Waterman
2016-01-17
Merge pull request #89 from ucb-bar/when
Andrew Waterman
2016-01-17
Add =/= operator to BitPat
Andrew Waterman
2016-01-16
Disallow Muxing between bundles whose fields have different widths
Andrew Waterman
2016-01-16
Allow Wire() to be called from parameterized functions
Andrew Waterman
2016-01-16
Add When test and fix when / elsewhen / otherwise behavior
ducky
2016-01-15
flatten should return Seq[Bits], not Seq[UInt]
Andrew Waterman
2016-01-12
elaboration-time asserts should call Predef.assert
Andrew Waterman
2016-01-12
Catch yet another missing-cloneType case
Andrew Waterman
2016-01-11
Add a dummy chiselMain
Palmer Dabbelt
2016-01-06
Don't silence legitimate warnings - these println()s should be controlled by ...
Jim Lawson
2016-01-05
Scalastyle fixes - whitespace or comments only.
Jim Lawson
2015-12-31
Add assert(Boolean), assert(Boolean, String)
Palmer Dabbelt
2015-12-30
Add '=/=' to bits, which does the same as '!='
Palmer Dabbelt
2015-12-15
Meaningful error when resource copy fails
ducky
2015-12-15
Print test stdout/stderr to console
ducky
2015-12-14
Modify TestDriver to take resource paths instead of Files
ducky
2015-12-11
Fix Counter doc
ducky
2015-12-11
Refactor tests to use stop() and assert() instead of io.error/io.done
ducky
2015-12-11
Add stop() in BasicTester as a replacement for io.done
ducky
2015-12-11
Add support for printf and asserts, add testbench for asserts and printf
ducky
2015-12-11
Merge pull request #64 from ucb-bar/optionablebundle
Adam Izraelevitz
2015-12-10
Add Option support in Bundle
ducky
2015-12-09
Refactor testharness generation to create directories and have minimal API
ducky
2015-12-09
Optional additional Verilog sources to include in execute
ducky
2015-12-09
Extend TesterDriver to optionally take in additional Verilog sources
ducky
2015-12-06
Split internal and FIRRTL packages
ducky
2015-12-06
More design rationale for Vec
ducky
2015-11-06
Merge pull request #59 from ucb-bar/testing-improvements
Jim Lawson
2015-11-06
added elaboration tests for remaining old Chisel3 examples
Henry Cook
2015-11-06
Fixed bug that created Vec(Reg(...)) instead of Reg(Vec(...))
azidar
2015-11-06
Fix counter tests
Henry Cook
2015-11-06
return -1 on simulation timeout
Henry Cook
2015-11-04
Merge pull request #57 from ucb-bar/stylechisel
Jim Lawson
2015-11-04
Merge pull request #56 from ucb-bar/stylefix
Jim Lawson
2015-11-04
Fix new style errors
ducky
2015-11-04
Style fixes for test code, so we can go back down to zero style errors for tests
ducky
2015-11-04
Fix Tbl.io
Henry Cook
[prev]
[next]