summaryrefslogtreecommitdiff
path: root/src/main/scala/chisel3/util/experimental
AgeCommit message (Expand)Author
2019-10-21Fix BoringUtils.bore for internal boringSchuyler Eldridge
2019-05-20Repackagecore rebase (#1078)Jim Lawson
2019-05-13Fix miscellaneous Scaladoc warningsSchuyler Eldridge
2019-05-12Cleanup loadMemoryFromFile documentationSchuyler Eldridge
2019-03-14Decouple implementation details from LoadMemoryAnnotation. (#1034)Jim Lawson
2019-01-22Changes to BoringUtils Scaladoc, paramater nameSchuyler Eldridge
2019-01-22Fix BoringUtils deduplication bugSchuyler Eldridge
2018-10-29Fix LoadMemoryTransform for Instance Annotations (#914)Schuyler Eldridge
2018-08-31Support for verilog memory loading. (#840)Chick Markley
2018-08-23Add FlattenInstance APISchuyler Eldridge
2018-08-23Add InlineInstance APISchuyler Eldridge
2018-08-07BoringUtils / Synthesizable Cross Module References (#718)Schuyler Eldridge
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-14 01:34:51 +0000