summaryrefslogtreecommitdiff
path: root/chiselFrontend/src
AgeCommit message (Collapse)Author
2016-11-21Refactor some codeducky
2016-11-21Remove () from as_Intducky
2016-11-21Restyle a lot of test code, mainly with regexducky
2016-11-21Restyle Bool constructors, move compatibility deprecations into ↵ducky
compatibility package object
2016-11-21SInt conversion finished, everything builds againducky
2016-11-21Refactor SInt WIPducky
2016-11-21Deprecate things, split more thingsducky
2016-11-21Break out deprecated literal constructors, refactor all the things!ducky
2016-11-21Fix open-open range specifier, remove dead code, restyle testsducky
2016-11-21simple test that range interpolator works with UInt factory methodchick
2016-11-21first attack on creating a range api for chisel3chick
2016-11-18Add support for parameterized BlackBoxesjackkoenig
Also restrict black boxes to not allow hardware inside of them since it was being silently dropped anyway. Resolves #289
2016-11-17Eliminate some doc warningsducky
2016-11-14Add checks for misuse or omission of Module()Jack
Implemented by adding a Boolean to check for alternating invocations of object Module.apply and the constructor of abstract class Module. Fixes #192
2016-11-14Add SourceInfo.makeMessage to better use SourceInfo in error messagesJack
2016-11-02Changed T to _T for generated names (#349)Adam Izraelevitz
Prefix temporary names with underscores so Verilator won't trace them Use verilator argument "--trace-underscore" if you want to trace these signals
2016-10-28Plug holes where defaultCompileOptions leaked inAndrew Waterman
defaultCompileOptions is convenient, but it frequently foils the compatibility layer by providing strict defaults rather than passing through the user's CompileOptions. This notably manifests for chiselCloneType, which has different behavior for chisel3 and Chisel. Ideally, we'd get rid of defaultCompileOptions within chisel3.core and only supply it to people who import chisel3._ (attn. @ucbjrl). That would statically prevent further regressions of this nature within the core. The change to Vec.truncateIndex seems extraneous, but I chose an alternate implementation rather than requiring compileOptions in another place.
2016-10-28Preserve legacy cloneType behavior in compatibility modeAndrew Waterman
f1507aa7cec86ca8f5de13ddc96fd046370dfe1d triggers a rocket-chip regression, because Chisel used to not preserve flippedness on cloneType.
2016-10-27Merge pull request #339 from ucb-bar/fix_seqmem_enableDonggyu
fix SeqMem's read port creation
2016-10-27Refactor and fix field reflection (#342)Andrew Waterman
No more need for e.g. new Bundle { def foo(dummy: Int): Data } as now you can write new Bundle { def foo: Data } This also removes code duplication with Module. h/t @sdtwigg
2016-10-25FixedPoint number support for chisel3 (#328)Chick Markley
* FixedPoint number support for chisel3 FixedPoint numbers have a width and a binary position Either, neither or both maybe inferred. Firrtl will convert these to SInts during lowering passes * Fixes based on Jack's comments on PR #328 * Add experimental warning to FixedPoint class and object * Fixed comment per Adam's comment on PR #328
2016-10-24Merge branch 'master' into tobits-deprecationJim Lawson
2016-10-23create SeqMems' read ports inside when statementDonggyu Kim
this helps firrtl to infer read enable signals
2016-10-19Deprecate "!=". (#323)Jim Lawson
2016-10-06Merge pull request #312 from ucb-bar/improveunboundioerrormessage305Jim Lawson
Generate a better error message for missing IO() wrapper - fix #305
2016-10-06Merge pull request #307 from ucb-bar/clonefirrtldirectionJim Lawson
clone firrtlDirection when cloning - Issue #306
2016-10-06Add comments; correct Complex definition (use cloneType).Jim Lawson
2016-10-06Merge branch 'master' into tobits-deprecationJim Lawson
2016-10-05Update @sdtwigg's PR #199 - Add Assert Data.Jim Lawson
2016-10-05Merge pull request #315 from ucb-bar/fix-rocket-chipJim Lawson
Give <> and := legacy behavior in compatibility mode
2016-10-05Use modulo addressing for dynamic Vec/Mem accessesAndrew Waterman
Static accesses are strictly checked.
2016-10-05Give <> and := legacy behavior in compatibility modeAndrew Waterman
2016-10-05Make asInput/asOutput/flip deprecation warnings dynamicAndrew Waterman
Code that imports Chisel._ shouldn't see them. Not sure if requireIOWrap is the right condition... or if cyan is a good choice of color for deprecation warnings.
2016-10-04Suppress some scala compiler warningsAndrew Waterman
@unchecked is better than matching on _ in this case, because we want to fail on an unexpected case, rather than silently proceed.
2016-10-04Add CompileOptions implicits to all Module constructors - fix #310. (#311)Jim Lawson
2016-10-04Generate a better error message for missing IO() wrapper - fix #305Jim Lawson
2016-09-30clone firrtlDirection when cloningJim Lawson
2016-09-29Manual dead code elimination.Jim Lawson
2016-09-29Consolidate CompileOptions and re-enable NotStrict pending macro work.Jim Lawson
2016-09-29Massive rename of CompileOptions.Jim Lawson
Massage CompileOption names in an attempt to preserve default (Strict) CompileOptions in the absence of explicit imports. NOTE: Since the default is now strict, we may encounter errors when we generate connections for clients (i.e., in Vec.do_apply() when we wire up a sequence). We should really thread the CompileOptions through the macro system so the client's implicits are used.
2016-09-28Don't use firrtlDirection for direction checks - fix #298.Jim Lawson
firrtlDirection should only be used for emitting firrtl. Any checks on the actual direction should use the bound Direction `dir`.
2016-09-26Add Strict default for compile optionsducky
2016-09-23Merge branch 'master' into gsdtJim Lawson
2016-09-23Merge pull request #291 from ucb-bar/utilscaladocsJim Lawson
Scaladocs for utils
2016-09-21Improved scaladoc in utils and friendsducky
2016-09-21Expose FIRRTL asClock constructAndrew Waterman
Additionally, fix Clock.asUInt (previously, it threw an esoteric exception), and add a simple test of both.
2016-09-21Make implicit clock name consistent (#288)Andrew Waterman
In the Chisel frontend, the implicit clock is named clock, but in the generated FIRRTL, it is named clk. There is no reason for this discrepancy, and yet fixing it is painful, as it will break test harnesses. Better to take the pain now than later. Resolves #258.
2016-09-15add optional directionality assumption to BiConnect.elemConnectJim Lawson
2016-09-15Revert "Add direction-only (no width) UInt factory method."Jim Lawson
This reverts commit 920f6dc168d8e486733666368c7e363065b685ee.
2016-09-15Add direction-only (no width) UInt factory method.Jim Lawson