summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2019-07-31Add Wire deprecated compatibility testsSchuyler Eldridge
2019-07-31Add Data deprecated compatibility testsSchuyler Eldridge
2019-07-31Add debug deprecated compatibility testsSchuyler Eldridge
2019-07-31Add Mem/SeqMem deprecated compatibility testsSchuyler Eldridge
2019-07-31Add LFSR16 deprecated compatibility testsSchuyler Eldridge
2019-07-31Add Queue deprecated compatibility testsSchuyler Eldridge
2019-07-31Add Enum deprecated compatibility testsSchuyler Eldridge
2019-07-31Add BitPat deprecated compatibility testsSchuyler Eldridge
2019-07-31Merge pull request #1142 from freechipsproject/enable-dummy-compatibility-testSchuyler Eldridge
2019-07-31Fixup and enable Dummy CompatibilitySpec testSchuyler Eldridge
2019-08-01Fix shift register in READMEAdam Izraelevitz
2019-07-30Merge pull request #1138 from freechipsproject/core-deprecate-3.2Schuyler Eldridge
2019-07-30Change core deprecation "since" from 3.3 -> 3.2Schuyler Eldridge
2019-07-24Merge pull request #1129 from freechipsproject/num-maxwidthSchuyler Eldridge
2019-07-24Fix Num.+ ScaladocSchuyler Eldridge
2019-07-18Support Analog DontCare bulk-connect (#1056)Richard Lin
2019-07-18Add width utility functions to avoid incorrect usage of bare log2Ceil(). (#819)Jim Lawson
2019-07-16Fix typo in README.md (#1123)Henry Cook
2019-06-26Use Verilator 4.016 (#1116)Jim Lawson
2019-06-24Changed Value macro in ChiselEnum so that it doesn't use deprecated (#1104)Hasan Genc
2019-06-19First crack at updating the readme (#1106)Chick Markley
2019-06-11Added documentation to Decoupled, Conditionals, Counter (#1015)Adam Izraelevitz
2019-06-03Merge pull request #1004 from freechipsproject/chisel-stageChick Markley
2019-05-22Make Driver a ChiselStage compatibility layerSchuyler Eldridge
2019-05-22Add toAnnotations method to ChiselExecutionOptionsSchuyler Eldridge
2019-05-22Add Driver Compatibility LayerSchuyler Eldridge
2019-05-22Add chisel3.stage.ChiselStageSchuyler Eldridge
2019-05-22Add chisel3.stage.phases.MaybeFirrtlStageSchuyler Eldridge
2019-05-22Add stage.phases.AddImplicitOutputAnnotationFileSchuyler Eldridge
2019-05-22Add chisel.stage.phases.AddImplicitOutputFileSchuyler Eldridge
2019-05-22Add chisel3.stage.phases.Emitter PhaseSchuyler Eldridge
2019-05-22Add chisel3.stage.phases.Convert PhaseSchuyler Eldridge
2019-05-22Add chisel3.stage.phases.Elaborate PhaseSchuyler Eldridge
2019-05-22Add chisel3.stage.phases.Checks PhaseSchuyler Eldridge
2019-05-22Add ChiselOptionsViewSchuyler Eldridge
2019-05-22Add chisel3.stage.ChiselOptionsSchuyler Eldridge
2019-05-22Add chisel3.stage.ChiselCliSchuyler Eldridge
2019-05-22Add chisel3.stage AnnotationsSchuyler Eldridge
2019-05-21Include snapshots by default in mill (#1096)edwardcwang
2019-05-21Minor Scaladoc update (#1099)Jim Lawson
2019-05-20Repackagecore rebase (#1078)Jim Lawson
2019-05-13RawModule with no reset should be able to use withClock method. (#1065)Chick Markley
2019-05-13Merge pull request #1022 from freechipsproject/cleanup-scaladocSchuyler Eldridge
2019-05-13Fix miscellaneous Scaladoc warningsSchuyler Eldridge
2019-05-12Cleanup loadMemoryFromFile documentationSchuyler Eldridge
2019-05-12Remove deprecated @usecaseSchuyler Eldridge
2019-05-12Add sources to ScaladocSchuyler Eldridge
2019-05-10Merge pull request #1094 from freechipsproject/lfsr16-deprecate-3.2Schuyler Eldridge
2019-05-10Change LFSR16 deprecation from 3.3 -> 3.2Schuyler Eldridge
2019-05-10Augment LFSR16 test to test the enable as wellAndrew Waterman
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-02 23:35:34 +0000