summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2019-03-20Replace textual release version with Shields SemVer badge. (#1043)Jim Lawson
2019-03-20Mill support for Chisel3 (#1035)edwardcwang
2019-03-18Split #974 into two PRs - scalastyle updates (#1037)Jim Lawson
2019-03-15Merge pull request #1033 from freechipsproject/popcountAndrew Waterman
2019-03-15Merge branch 'master' into popcountedwardcwang
2019-03-15Fix typo in linkedwardcwang
2019-03-15Merge branch 'master' into popcountedwardcwang
2019-03-15Use TransitName for improved Pipe naming (#1024)Schuyler Eldridge
2019-03-15Fix PopCount widthAndrew Waterman
2019-03-15Add width constraint to PopCount test (which currently fails)Andrew Waterman
2019-03-15Add PopCount testAndrew Waterman
2019-03-14Decouple implementation details from LoadMemoryAnnotation. (#1034)Jim Lawson
2019-03-13Update recommended verilator version to 4.006 (#1032)Jim Lawson
2019-03-11ScalaDocs improvement for utils Math, MixedVec (#1019)Richard Lin
2019-02-25Docs for ListLookup (#1028)Richard Lin
2019-02-20Update templates to include documentation. (#1026)Paul Rigge
2019-02-19Add HasBlackBoxPath to BlackBoxUtils.scala (#903)Albert Chen
2019-02-19ScalaDoc for Mux (examples added) (#1014)Martin Schoeberl
2019-02-19Update README to reference the bootcamp (#1025)Paul Rigge
2019-02-19Merge pull request #1017 from freechipsproject/scaladoc-TransitNameSchuyler Eldridge
2019-02-19Add TransitNameSpecSchuyler Eldridge
2019-02-19Add Scaladoc for chisel3.util.TransitNameSchuyler Eldridge
2019-02-19Mainline Chisel multi-clock functionality (#1013)edwardcwang
2019-02-19Util doc lsfr (#1021)Chick Markley
2019-02-19Documentation for Reg utilities (#1018)Martin Schoeberl
2019-02-19ScalaDoc for OneHot (#1016)Martin Schoeberl
2019-02-19Merge pull request #1023 from freechipsproject/scaladoc-ValidSchuyler Eldridge
2019-02-18Add requirement that Pipe latency >= 0Schuyler Eldridge
2019-02-18Add Scaladoc for chisel3.util.PipeSchuyler Eldridge
2019-02-18Add Scaldoc for chisel3.util.ValidSchuyler Eldridge
2019-02-01Queue TestsBrendan Sweeney
2019-01-25WireDefault instead of WireInit, keep WireInit around (#986)Martin Schoeberl
2019-01-23Use Verilator 4.006; bump to Scala 2.12.7 (#947)Jim Lawson
2019-01-23Bump copyright year (#997)Jim Lawson
2019-01-22Import aliases for chisel3.core (#998)Richard Lin
2019-01-22Define Data .toString (#985)Richard Lin
2019-01-22Remove ghpages (#992)Jim Lawson
2019-01-22Merge pull request #978 from seldridge/boring-utils-dedup-fixSchuyler Eldridge
2019-01-22Changes to BoringUtils Scaladoc, paramater nameSchuyler Eldridge
2019-01-22Fix BoringUtilsSpec to require no dedupSchuyler Eldridge
2019-01-22Fix BoringUtils deduplication bugSchuyler Eldridge
2019-01-22Add Rocket Chip-style clonemodule as CloneModuleAsRecord to experimental (#943)Albert Magyar
2019-01-21Support DontCare in Mux and cloneSupertype (#995)Richard Lin
2019-01-21Unify internal (chisel3.core) and external (chisel3 / chisel3.experimental) M...Richard Lin
2019-01-18Remove bin (#991)Richard Lin
2019-01-17Merge pull request #987 from freechipsproject/unary-not-fixSchuyler Eldridge
2019-01-17Unary_- is truncatingAndrew Waterman
2019-01-17Make combinational-multiplier warning less vagueAndrew Waterman
2019-01-17Improve description of UInt.asSIntAndrew Waterman
2019-01-17Fix width-inference description of Bits.<<Andrew Waterman
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-01 04:03:09 +0000