summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman2019-01-17 14:45:12 -0800
committerAndrew Waterman2019-01-17 15:46:19 -0800
commite2154d174e0c67d712d786f44966cd15562dfffb (patch)
tree44da660b8828a1bdc88f841b2ab4c9a96ea3667b
parent8e683de37bf92674f85a20b679f4cf64bcbe4dd7 (diff)
Improve description of UInt.asSInt
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Bits.scala6
1 files changed, 3 insertions, 3 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Bits.scala b/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
index bbe6f7e2..335eb7e4 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
@@ -384,10 +384,10 @@ sealed abstract class Bits(private[chisel3] val width: Width) extends Element wi
def do_asBools(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): Seq[Bool] =
Seq.tabulate(this.getWidth)(i => this(i))
- /** Reinterpret this $coll as a [[SInt]]
+ /** Reinterpret this $coll as an [[SInt]]
*
- * @note The value is not guaranteed to be preserved. For example, a [[UInt]] of width 3 and value 7 (0b111) would
- * become a [[SInt]] with value -1.
+ * @note The arithmetic value is not preserved if the most-significant bit is set. For example, a [[UInt]] of
+ * width 3 and value 7 (0b111) would become an [[SInt]] of width 3 and value -1.
*/
final def asSInt(): SInt = macro SourceInfoTransform.noArg