summaryrefslogtreecommitdiff
path: root/src/test
diff options
context:
space:
mode:
Diffstat (limited to 'src/test')
-rw-r--r--src/test/scala/chiselTests/Module.scala9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/test/scala/chiselTests/Module.scala b/src/test/scala/chiselTests/Module.scala
index 968e7578..dc44838a 100644
--- a/src/test/scala/chiselTests/Module.scala
+++ b/src/test/scala/chiselTests/Module.scala
@@ -62,6 +62,12 @@ class ModuleRewrap extends Module {
val inst2 = Module(inst)
}
+class ModuleWrapper(gen: => Module) extends Module {
+ val io = IO(new Bundle{})
+ val child = Module(gen)
+ override lazy val desiredName = s"${child.desiredName}Wrapper"
+}
+
class ModuleSpec extends ChiselPropSpec {
property("ModuleVec should elaborate") {
@@ -138,4 +144,7 @@ class ModuleSpec extends ChiselPropSpec {
"a" -> m.a, "b" -> m.b))
})
}
+ property("A desiredName parameterized by a submodule should work") {
+ Driver.elaborate(() => new ModuleWrapper(new ModuleWire)).name should be ("ModuleWireWrapper")
+ }
}