summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/Stack.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/chiselTests/Stack.scala')
-rw-r--r--src/test/scala/chiselTests/Stack.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/test/scala/chiselTests/Stack.scala b/src/test/scala/chiselTests/Stack.scala
index 600934aa..ac799c8a 100644
--- a/src/test/scala/chiselTests/Stack.scala
+++ b/src/test/scala/chiselTests/Stack.scala
@@ -13,7 +13,7 @@ class ChiselStack(val depth: Int) extends Module {
val dataOut = UInt(OUTPUT, 32)
}
- val stack_mem = Mem(UInt(width = 32), depth)
+ val stack_mem = Mem(depth, UInt(width = 32))
val sp = Reg(init = UInt(0, width = log2Up(depth + 1)))
val out = Reg(init = UInt(0, width = 32))