summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/Data.scala
diff options
context:
space:
mode:
Diffstat (limited to 'core/src/main/scala/chisel3/Data.scala')
-rw-r--r--core/src/main/scala/chisel3/Data.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/core/src/main/scala/chisel3/Data.scala b/core/src/main/scala/chisel3/Data.scala
index 73b8e8c8..1a7a0244 100644
--- a/core/src/main/scala/chisel3/Data.scala
+++ b/core/src/main/scala/chisel3/Data.scala
@@ -211,7 +211,7 @@ package experimental {
* // )
* }}}
*/
- def modulePorts(target: BaseModule): Seq[(String, Data)] = Seq.empty
+ def modulePorts(target: BaseModule): Seq[(String, Data)] = target.getChiselPorts
/** Returns a recursive representation of a module's ports with underscore-qualified names
* {{{