summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/BlackBox.scala
diff options
context:
space:
mode:
Diffstat (limited to 'core/src/main/scala/chisel3/BlackBox.scala')
-rw-r--r--core/src/main/scala/chisel3/BlackBox.scala7
1 files changed, 2 insertions, 5 deletions
diff --git a/core/src/main/scala/chisel3/BlackBox.scala b/core/src/main/scala/chisel3/BlackBox.scala
index f3fc2711..f618901f 100644
--- a/core/src/main/scala/chisel3/BlackBox.scala
+++ b/core/src/main/scala/chisel3/BlackBox.scala
@@ -71,11 +71,8 @@ package experimental {
val names = nameIds(classOf[ExtModule])
- // Name ports based on reflection
- for (port <- getModulePorts) {
- require(names.contains(port), s"Unable to name port $port in $this")
- port.setRef(ModuleIO(this, _namespace.name(names(port))))
- }
+ // Ports are named in the same way as regular Modules
+ namePorts(names)
// All suggestions are in, force names to every node.
// While BlackBoxes are not supposed to have an implementation, we still need to call