summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main
diff options
context:
space:
mode:
Diffstat (limited to 'chiselFrontend/src/main')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala4
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Bits.scala4
2 files changed, 4 insertions, 4 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala b/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala
index b1e86ea7..3dbce379 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala
@@ -77,9 +77,9 @@ sealed abstract class Aggregate extends Data {
// If the source is a DontCare, generate a DefInvalid for the sink,
// otherwise, issue a Connect.
if (that == DontCare) {
- pushCommand(DefInvalid(sourceInfo, this.lref))
+ pushCommand(DefInvalid(sourceInfo, Node(this)))
} else {
- pushCommand(BulkConnect(sourceInfo, this.lref, that.lref))
+ pushCommand(BulkConnect(sourceInfo, Node(this), Node(that)))
}
}
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Bits.scala b/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
index b67c3fe3..c3645700 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
@@ -36,9 +36,9 @@ abstract class Element(private[chisel3] val width: Width) extends Data {
// If the source is a DontCare, generate a DefInvalid for the sink,
// otherwise, issue a Connect.
if (that == DontCare) {
- pushCommand(DefInvalid(sourceInfo, this.lref))
+ pushCommand(DefInvalid(sourceInfo, Node(this)))
} else {
- pushCommand(Connect(sourceInfo, this.lref, that.ref))
+ pushCommand(Connect(sourceInfo, Node(this), that.ref))
}
}
}