summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/core/Module.scala
diff options
context:
space:
mode:
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3/core/Module.scala')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Module.scala5
1 files changed, 3 insertions, 2 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Module.scala b/chiselFrontend/src/main/scala/chisel3/core/Module.scala
index ca7c8abd..de13c078 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Module.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Module.scala
@@ -113,7 +113,8 @@ extends HasId {
Port(iodef)
}
- private[core] val _namespace = Builder.globalNamespace.child
+ // Fresh Namespace because in Firrtl, Modules namespaces are disjoint with the global namespace
+ private[core] val _namespace = Namespace.empty
private[chisel3] val _commands = ArrayBuffer[Command]()
private[core] val _ids = ArrayBuffer[HasId]()
Builder.currentModule = Some(this)
@@ -210,7 +211,7 @@ extends HasId {
// For Module instances we haven't named, suggest the name of the Module
_ids foreach {
- case m: Module => m.suggestName(m.name)
+ case m: Module => m.suggestName(m.desiredName)
case _ =>
}