summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/IntervalSpec.scala
diff options
context:
space:
mode:
authorJim Lawson2020-04-13 17:24:14 -0700
committerGitHub2020-04-13 17:24:14 -0700
commitcec050dbd898b9d1f5ce4d4558af33c7e799b7a9 (patch)
treeaa189489bf495a01eea59d7b5d7cda74c4d51320 /src/test/scala/chiselTests/IntervalSpec.scala
parenta39d0e13792e63e0bd3e0c1b0b9c27e309927a52 (diff)
Update scalatest to 3.1.0 (#1394)
Co-authored-by: Scala Steward <me@scala-steward.org>
Diffstat (limited to 'src/test/scala/chiselTests/IntervalSpec.scala')
-rw-r--r--src/test/scala/chiselTests/IntervalSpec.scala5
1 files changed, 3 insertions, 2 deletions
diff --git a/src/test/scala/chiselTests/IntervalSpec.scala b/src/test/scala/chiselTests/IntervalSpec.scala
index ee704c83..d7b77e09 100644
--- a/src/test/scala/chiselTests/IntervalSpec.scala
+++ b/src/test/scala/chiselTests/IntervalSpec.scala
@@ -16,7 +16,8 @@ import firrtl.passes.CheckWidths.{DisjointSqueeze, InvalidRange}
import firrtl.passes.{PassExceptions, WrapWithRemainder}
import firrtl.stage.{CompilerAnnotation, FirrtlCircuitAnnotation}
import firrtl.{FIRRTLException, HighFirrtlCompiler, LowFirrtlCompiler, MiddleFirrtlCompiler, MinimumVerilogCompiler, NoneCompiler, SystemVerilogCompiler, VerilogCompiler}
-import org.scalatest.{FreeSpec, Matchers}
+import org.scalatest.freespec.AnyFreeSpec
+import org.scalatest.matchers.should.Matchers
//scalastyle:off magic.number
//noinspection TypeAnnotation
@@ -423,7 +424,7 @@ class IntervalChainedSubTester extends BasicTester {
}
//TODO: need tests for dynamic shifts on intervals
-class IntervalSpec extends FreeSpec with Matchers with ChiselRunners {
+class IntervalSpec extends AnyFreeSpec with Matchers with ChiselRunners {
type TempFirrtlException = Exception