summaryrefslogtreecommitdiff
path: root/src/main/scala/chisel3/Driver.scala
diff options
context:
space:
mode:
authorRichard Lin2016-11-18 10:15:18 -0800
committerGitHub2016-11-18 10:15:18 -0800
commite4ff95a6beec01d437ac0ba289549641e3bb9bae (patch)
treebe37e6a9106048a09975141afedcc4938015e561 /src/main/scala/chisel3/Driver.scala
parent815b1c3cb311b7f4dfb7a2f00e0e2d62795bdc6b (diff)
parent29f84617ea30c7dd30c9616bcdb9a1894b8a0762 (diff)
Merge pull request #374 from ucb-bar/docgix
Eliminate some doc warnings
Diffstat (limited to 'src/main/scala/chisel3/Driver.scala')
-rw-r--r--src/main/scala/chisel3/Driver.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/main/scala/chisel3/Driver.scala b/src/main/scala/chisel3/Driver.scala
index a0713379..11a447d1 100644
--- a/src/main/scala/chisel3/Driver.scala
+++ b/src/main/scala/chisel3/Driver.scala
@@ -95,7 +95,7 @@ trait BackendCompilationUtilities {
/** Generates a Verilator invocation to convert Verilog sources to C++
* simulation sources.
*
- * The Verilator prefix will be V$dutFile, and running this will generate
+ * The Verilator prefix will be V\$dutFile, and running this will generate
* C++ sources and headers as well as a makefile to compile them.
*
* @param dutFile name of the DUT .v without the .v extension