summaryrefslogtreecommitdiff
path: root/chiselFrontend
diff options
context:
space:
mode:
authorJack Koenig2017-12-14 15:04:50 -0800
committerGitHub2017-12-14 15:04:50 -0800
commitef1400f45404210121f53b38585602a8c7c2560e (patch)
tree22c989b6f42c9c206dd99d74e376dd95f81c4dd0 /chiselFrontend
parentc327dc328ca819031a086ae102fefe2909831e24 (diff)
Add error message for <> of Vec and Seq of different lengths (#739)
Fixes #482
Diffstat (limited to 'chiselFrontend')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala4
1 files changed, 3 insertions, 1 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala b/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala
index a4eeb8a5..b89961aa 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala
@@ -176,7 +176,9 @@ sealed class Vec[T <: Data] private[core] (gen: => T, val length: Int)
* @note the length of this Vec must match the length of the input Seq
*/
def <> (that: Seq[T])(implicit sourceInfo: SourceInfo, moduleCompileOptions: CompileOptions): Unit = {
- require(this.length == that.length)
+ if (this.length != that.length) {
+ Builder.error("Vec and Seq being bulk connected have different lengths!")
+ }
for ((a, b) <- this zip that)
a <> b
}