summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main
diff options
context:
space:
mode:
authorjackkoenig2016-05-20 13:38:18 -0700
committerjackkoenig2016-05-20 13:38:18 -0700
commitd7697eb14a0195cc3726bf45fdf38c631b6f6507 (patch)
tree7b9372829fd9167e6d15d7f5323f6dfd4e5b11f4 /chiselFrontend/src/main
parenta26a0ad4504e99182e3548db8f407c3dad7302b0 (diff)
Update BackendCompilationUtilities.verilogToCpp to specify top-module
This prevents Verilator from erroring when it cannot determine the top-module. It also changes the PRINTF_COND guard to correctly use the top-level reset instead of just the top of the Chisel-generated code.
Diffstat (limited to 'chiselFrontend/src/main')
0 files changed, 0 insertions, 0 deletions