summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main
diff options
context:
space:
mode:
authorEdward Wang2018-07-27 11:23:44 -0400
committeredwardcwang2018-08-22 11:55:38 -0700
commitc3c3cb6decac5ea196835d9bd2d26132cc81b51b (patch)
treebd61a328884f8959aaa1225fb01776c61a5a1b25 /chiselFrontend/src/main
parenta635ea83f772969a22e9323f82db8cf9437d39fd (diff)
Use a mix-in to override Seq error
Diffstat (limited to 'chiselFrontend/src/main')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala22
1 files changed, 18 insertions, 4 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala b/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala
index cfb9810c..4ffbb893 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Aggregate.scala
@@ -479,6 +479,21 @@ abstract class Record(private[chisel3] implicit val compileOptions: CompileOptio
def toPrintable: Printable = toPrintableHelper(elements.toList)
}
+/**
+ * Mix-in for Bundles that have arbitrary Seqs of Chisel types that aren't
+ * involved in hardware construction.
+ *
+ * Used to avoid raising an error/exception when a Seq is a public member of the
+ * bundle.
+ * This is useful if we those public Seq fields in the Bundle are unrelated to
+ * hardware construction.
+ */
+trait IgnoreSeqInBundle {
+ this: Bundle =>
+
+ override def ignoreSeq: Boolean = true
+}
+
class AutoClonetypeException(message: String) extends ChiselException(message, null)
/** Base class for data types defined as a bundle of other data types.
@@ -555,8 +570,8 @@ abstract class Bundle(implicit compileOptions: CompileOptions) extends Record {
case d: Data => throwException("Public Seq members cannot be used to define Bundle elements " +
s"(found public Seq member '${m.getName}'). " +
"Either use a Vec() if all elements are of the same type, or HeterogeneousVec() if the elements " +
- "are of different types. If this Seq member is not intended to construct RTL, override ignoreSeq " +
- "to be true.")
+ "are of different types. If this Seq member is not intended to construct RTL, mix in the trait " +
+ "IgnoreSeqInBundle.")
case _ => // don't care about non-Data Seq
}
case _ => // not a Seq
@@ -568,8 +583,7 @@ abstract class Bundle(implicit compileOptions: CompileOptions) extends Record {
}
/**
- * Override this to be true to avoid raising an error/exception when a Seq is a public member of the bundle.
- * This is useful if you have public Seq fields in the Bundle that are unrelated to hardware construction.
+ * Overridden by [[IgnoreSeqInBundle]] to allow arbitrary Seqs of Chisel elements.
*/
def ignoreSeq: Boolean = false