summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3
diff options
context:
space:
mode:
authorSchuyler Eldridge2019-12-16 15:07:55 -0500
committermergify[bot]2019-12-16 20:07:55 +0000
commit4ef91c4c43d6ab808e79edd239062f919a5bbbe3 (patch)
treeed8776dfcb2cf055733eba2525ad547d231f95ca /chiselFrontend/src/main/scala/chisel3
parent954cc41e1349d0df6d2250d6270590340cd36e82 (diff)
Remove unused WriteEmitted phase (#1273)
This removes a dead line where a WriteEmitted phase is constructed. Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3')
0 files changed, 0 insertions, 0 deletions