summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/core/Module.scala
diff options
context:
space:
mode:
authorSchuyler Eldridge2018-08-14 11:31:23 -0400
committerSchuyler Eldridge2018-09-07 15:42:21 -0400
commitc5b2210620bb701b8d82a121950dbf8e496243c0 (patch)
treea9b73e3caab1f99709e9c377861448cf673667f0 /chiselFrontend/src/main/scala/chisel3/core/Module.scala
parent66a59036eae0c9d75055f09df6696bd8431d9c59 (diff)
Add Bitwise ScalaDoc group to Bits
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3/core/Module.scala')
0 files changed, 0 insertions, 0 deletions