diff options
| author | Richard Lin | 2018-10-03 16:15:37 -0700 |
|---|---|---|
| committer | GitHub | 2018-10-03 16:15:37 -0700 |
| commit | dafdeab614a5106dac4d80e147fdbc2770053e1b (patch) | |
| tree | efd4ae2f9b612e55c87227851813afb6644ddd3a /chiselFrontend/src/main/scala/chisel3/core/Data.scala | |
| parent | b87e6cf65920832c5a0d908b9862edcccf5cae5d (diff) | |
Add DataMirror.modulePorts (#901)
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3/core/Data.scala')
| -rw-r--r-- | chiselFrontend/src/main/scala/chisel3/core/Data.scala | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Data.scala b/chiselFrontend/src/main/scala/chisel3/core/Data.scala index cab6075e..869e22fb 100644 --- a/chiselFrontend/src/main/scala/chisel3/core/Data.scala +++ b/chiselFrontend/src/main/scala/chisel3/core/Data.scala @@ -87,6 +87,10 @@ object DataMirror { target.direction } + // TODO: maybe move to something like Driver or DriverUtils, since this is mainly for interacting + // with compiled artifacts (vs. elaboration-time reflection)? + def modulePorts(target: BaseModule): Seq[(String, Data)] = target.getChiselPorts + // Internal reflection-style APIs, subject to change and removal whenever. object internal { def isSynthesizable(target: Data) = target.topBindingOpt.isDefined |