summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman2015-07-16 16:27:57 -0700
committerAndrew Waterman2015-07-16 16:27:57 -0700
commit5bc6b17eec89935e8f75e0160d5da78b222aea7f (patch)
tree22f7e42e95197260556da8aee26346702496773a
parentfe56631eff0c16f138ca7fbb99331634552676df (diff)
Add wrapper so BlackBoxes compile
But they aren't actually implemented yet.
-rw-r--r--src/main/scala/Core.scala5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/main/scala/Core.scala b/src/main/scala/Core.scala
index a5caa9aa..8dd60bb8 100644
--- a/src/main/scala/Core.scala
+++ b/src/main/scala/Core.scala
@@ -1137,6 +1137,11 @@ abstract class Module(private[Chisel] _reset: Bool = null) extends Id {
}
}
+// TODO: actually implement BlackBox (this hack just allows them to compile)
+abstract class BlackBox(private[Chisel] _reset: Bool = null) extends Module(_reset) {
+ def setVerilogParameters(s: String): Unit = {}
+}
+
object when {
def execBlock(block: => Unit): Command = {
pushScope