summaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
abstractionA large comment with TODOs and a philosophical discourseAditya Naik5 years
dcMaster mergeAditya Naik6 years
masterHSEAditya Naik6 years
portsmergeAditya Naik6 years
refactorMaster mergeAditya Naik6 years
rtosConsolidated rtos-master.c and master.cAditya Naik6 years
state_machineTX functions for dataflow untestedAditya Naik5 years
 
 
AgeCommit messageAuthor
2020-06-24Master mergerefactorAditya Naik
2020-06-22Newer proto file for dataflowAditya Naik
2020-06-22Optimizations for master data and command routing handling and corresponding ...Aditya Naik
2020-06-18This CL adds support for dataflow branch 2, which includes master processing ...Aditya Naik
2020-06-15I2C speed upgrade for master and slaveAditya Naik
2020-06-15Ports mergeAditya Naik
2020-06-11Added UART device initialization for new dev boardAditya Naik
2020-06-10Port macrosAditya Naik
2020-06-10Moved all F4-specific files to the HAL port directoryAditya Naik
2020-06-09Added port files for STM32F405RG and minor address change to slaveAditya Naik
[...]
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-31 08:32:17 +0000