blob: 06745812f924f4c63b06b19ff392d66ed8f195ab (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
; RUN: firrtl -i %s -o %s.v -X verilog &> %s.out ; cat %s.v | FileCheck %s
circuit top :
module top :
input wdata : UInt<32>
input index : UInt<2>
input wen : UInt<1>
input clk : Clock
smem m : UInt<32>[4]
write mport c = m[index],clk
when wen :
c <= wdata
; CHECK: module top(
; CHECK: input [31:0] wdata,
; CHECK: input [1:0] index,
; CHECK: input wen,
; CHECK: input clk
; CHECK: );
; CHECK: reg [31:0] m [0:3];
; CHECK: wire [31:0] m_c_data;
; CHECK: wire [1:0] m_c_addr;
; CHECK: wire m_c_mask;
; CHECK: wire m_c_en;
; CHECK: wire m_c_clk;
; CHECK: reg [1:0] GEN_0;
; CHECK: reg [31:0] GEN_1;
; CHECK: assign m_c_data = wen ? wdata : GEN_1;
; CHECK: assign m_c_addr = index;
; CHECK: assign m_c_mask = wen ? 1'h1 : 1'h0;
; CHECK: assign m_c_en = 1'h1;
; CHECK: assign m_c_clk = clk;
; CHECK: `ifndef SYNTHESIS
; CHECK: integer initvar;
; CHECK: initial begin
; CHECK: #0.002;
; CHECK: for (initvar = 0; initvar < 4; initvar = initvar+1)
; CHECK: m[initvar] = {1{$random}};
; CHECK: GEN_0 = {1{$random}};
; CHECK: GEN_1 = {1{$random}};
; CHECK: end
; CHECK: `endif
; CHECK: always @(posedge m_c_clk) begin
; CHECK: if(m_c_en & m_c_mask) begin
; CHECK: m[m_c_addr] <= m_c_data;
; CHECK: end
; CHECK: end
; CHECK: endmodule
|
