blob: 0276715f92ca71dc8800c7667bca53a691005ab3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
; RUN: firrtl %s abcdef cg | tee %s.out | FileCheck %s
;CHECK: Resolve Genders
circuit top :
module source :
output bundle : { male data : UInt(16), female ready : UInt(1) }
module sink :
input bundle : { male data : UInt(16), female ready : UInt(1) }
module top :
inst src of source
inst snk of sink
snk.bundle := src.bundle
; CHECK: Finished Resolve Genders
|
