blob: 9ca5d16d71b2671ab500779934c5287427e8339d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
|
; RUN: firrtl -i %s -o %s.flo -X flo -p c | tee %s.out | FileCheck %s
;CHECK: Resolve Genders
circuit top :
module top :
input i : UInt<10>
output o : UInt<10>
wire w : {x : UInt<10>, flip y : UInt<10>}
w.x := i
w.y := i
o := w.x
o := w.y
; CHECK: Finished Resolve Genders
|
