blob: ca186e9702f5b8d4a9228b6eee741e42487e4af2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
;CHECK: Inline Indexers
circuit top :
module top :
output o : UInt
wire m : UInt<32>[2]
wire i : UInt
m[0] := UInt("h1")
m[1] := UInt("h1")
i := UInt("h1")
infer accessor a = m[i]
o := a
;CHECK: a_1 := m$0
;CHECK: when eqv(i_1, UInt("h1")) : a_1 := m$1
;CHECK: Done!
|
