blob: b7b6e9fa56db53a9d1f9d33f39b0d686079d802a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
|
; RUN: firrtl -i %s -o %s.flo -X flo -p c 2>&1 | tee %s.out | FileCheck %s
; XFAIL: *
circuit top :
module top :
input clk : Clock
wire p : UInt
cmem m : UInt<4>[10], clk
p := UInt(1)
when p :
write accessor a = m[UInt(3)]
a := UInt(2)
; CHECK: Expand Whens
; CHECK: circuit top :
; CHECK: module top :
; CHECK: wire p : UInt
; CHECK: cmem m : UInt<4>[10], clk
; CHECK: write accessor a = m[UInt("h00000003")]
; CHECK: p := UInt("h00000001")
; CHECK: when p : a := UInt("h00000002")
; CHECK: Finished Expand Whens
|
