blob: 4ddea4275bd7f978688a1241190ca08459f5d447 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
circuit top :
module top :
input clk : Clock
input reset : UInt<1>
wire p : UInt
p <= UInt(1)
when p :
reg r : UInt,clk,reset,r
r <= UInt(2)
; CHECK: Expand Whens
; CHECK: circuit top :
; CHECK: module top :
; CHECK: wire p : UInt
; CHECK: reg r : UInt<2>, clk, reset, r
; CHECK: p <= UInt("h1")
; CHECK-NOT: r <= mux(p, UInt("h2"), r)
; CHECK: r <= UInt("h2")
; CHECK: Finished Expand Whens
; CHECK: Done!
|
