blob: 653dfb2d7ca452cee41128e614dfe3c98fb04df7 (
plain)
1
2
3
4
5
6
7
8
9
|
; RUN: firrtl -i %s -o %s.flo -x abcdefghijk -p c | tee %s.out | FileCheck %s
; CHECK: Expand Whens
circuit top :
module top :
reg r : UInt(1)[10]
r.init.3 := UInt(0)
; CHECK: Finished Expand Whens
|