blob: 54f8a5077ccfbbbe7445307292c4b3f220e9f44d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
;CHECK: Expand Accessors
circuit top :
module top :
output o1 : UInt
output o2 : UInt
wire m : UInt<32>[2]
wire i : UInt
m[0] := UInt("h1")
m[1] := UInt("h1")
i := UInt("h1")
infer accessor a = m[i] ;CHECK: indexer a = (m$0 m$1)[i] : UInt<32>
o1 := a
o2 := a
|
