blob: c219ba175942e7e6602d039b3fc16260e6a9e3f0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
; RUN: firrtl -i %s -o %s.flo -X flo -p c 2>&1 | tee %s.out | FileCheck %s
;CHECK: Expand Accessors
circuit top :
module top :
input clk : Clock
cmem m : UInt<32>[2][2][2], clk
wire i : UInt<4>
i := UInt(1)
infer accessor a = m[i] ;CHECK: read accessor a = m[i]
infer accessor b = a[i] ;CHECK: b := (a[0] a[1])[i]
infer accessor c = b[i] ;CHECK: c := (b[0] b[1])[i]
wire j : UInt<32>
j := c
infer accessor x = m[i] ;CHECK: write accessor x = m[i]
infer accessor y = x[i] ;CHECK: (x[0] x[1])[i] := y
y[0] := UInt(1)
y[1] := UInt(1)
infer accessor z = y[i] ;CHECK: (y[0] y[1])[i] := z
z := j
; CHECK: Finished Expand Accessors
|
