blob: 8c13e410962f4fd58987d39bd3c8d106e6f6ea1e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
;CHECK: Constant Propagation
;CHECK: x := UInt("h1f")
;CHECK: y := SInt("h20")
;CHECK: Finished Constant Propagation
circuit top :
module top :
output x : UInt
output y : SInt
x := shr(UInt(127),2)
y := shr(SInt(-128),2)
|
