test/errors/high-form/NegUInt.fir


1
2
3
4
5
6
7

; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
; CHECK: UIntValue cannot be negative.

circuit Top :
  module Top :
    wire x : UInt<4>
    x <= UInt(-2)