blob: d0ad34c033f76e6734269e21b4c742c0cd4b8e75 (
plain)
1
2
3
4
5
6
7
8
9
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
; CHECK: Invalid access to non-reference.
; CHECK: Invalid access to non-reference.
circuit Top :
module Top :
wire x : UInt<4>
add(x,x)[10] <= UInt(1)
add(x,x).x <= UInt(1)
|
