aboutsummaryrefslogtreecommitdiff
path: root/test/errors/high-form/InvalidLOC.fir
blob: cbbb53a9d902540fd33494d18822564cecdbc278 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
; RUN: firrtl -i %s -o %s.flo -X flo -p c | tee %s.out | FileCheck %s
; CHECK: Invalid connect to an expression that is not a reference or a WritePort.
; CHECK: Invalid connect to an expression that is not a reference or a WritePort.
; CHECK: Invalid connect to an expression that is not a reference or a WritePort.
; CHECK: Invalid connect to an expression that is not a reference or a WritePort.
; CHECK: Invalid connect to an expression that is not a reference or a WritePort.

circuit Top :
  module Top :
    wire x : UInt
    add(x,x) := UInt(1)
    Register(x,x) := UInt(1)
    ReadPort(x,x,x) := UInt(1)
    UInt(1) := UInt(1)
    SInt(1) := UInt(1)