1 2 3 4 5 6 7 8
; RUN: firrtl -i %s -o %s.flo -x X -p c | tee %s.out | FileCheck %s ; CHECK: Module Top2 is not defined. circuit Top : module Top : wire x : UInt<1> inst t of Top2