blob: 14ac75c182fde861badc5eb8a8f2cdf7c4d37e8a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
; CHECK: Expression out$y is used as a sink but can only be used as a source.
circuit BTB :
module BTB :
output out : {x : UInt<1>, flip y : UInt<1>}
wire w : {x : UInt<1>, flip y : UInt<1>}
w.x := UInt(1)
w.y := UInt(1)
out.x := UInt(1)
w <> out
|
