blob: f55a30cedd567d12cd00bb830046cf65b0b8b0c3 (
plain)
1
2
3
4
5
6
7
8
9
|
; SPDX-License-Identifier: Apache-2.0
circuit NodeType :
module NodeType :
input clock : Clock
cmem rf : UInt<64>[31]
node rf_wdata = mux(UInt(0), UInt(0), UInt(0))
infer mport port = rf[UInt(0)], clock
port <- rf_wdata
|