VerilogHeaderFile.vh « blackboxes « resources « test « src - sfcX - Scala FIRRTL Compiler for chiselX

about summary refs log tree commit diff

path: root/src/test/resources/blackboxes/VerilogHeaderFile.vh

blob: 0844c95fb79248698ebc6d522c34fd763a8a191c (plain)

// See LICENSE for license details.
`ifndef _parameters_vh_
`define _parameters_vh_
parameter VALUE = 2;
`endif