blob: c271302a394225b7d385091a90d36cd36efd031e (
plain)
1
2
3
4
5
6
7
8
9
10
|
package firrtl.passes
import firrtl.ir._
import firrtl.Transform
object ToWorkingIR extends Pass {
override def prerequisites = firrtl.stage.Forms.MinimalHighForm
override def invalidates(a: Transform) = false
def run(c:Circuit): Circuit = c
}
|