blob: 3f044e03e5003e8da29d43d4acce5831a3de8841 (
plain)
1
2
3
4
5
6
7
8
9
10
11
|
package firrtl.passes
import firrtl.ir._
import firrtl.Mappers._
import firrtl.options.{PreservesAll}
import firrtl.{Transform, UnknownFlow, UnknownKind, WDefInstance, WRef, WSubAccess, WSubField, WSubIndex}
object ToWorkingIR extends Pass with PreservesAll[Transform] {
override def prerequisites = firrtl.stage.Forms.MinimalHighForm
def run(c:Circuit): Circuit = c
}
|