1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
|
// SPDX-License-Identifier: Apache-2.0
package firrtl.ir
import firrtl.Utils
import firrtl.backends.experimental.smt.random.DefRandom
import firrtl.constraint.Constraint
case class Version(major: Int, minor: Int, patch: Int) {
def serialize: String = s"$major.$minor.$patch"
def incompatible(that: Version): Boolean =
this.major > that.major || (this.major == that.major && this.minor > that.minor)
}
object Serializer {
val NewLine = '\n'
val Indent = " "
// The version supported by the serializer.
val version = Version(1, 1, 0)
/** Converts a `FirrtlNode` into its string representation with
* default indentation.
*/
def serialize(node: FirrtlNode): String = {
serialize(node, 0)
}
/** Converts a `FirrtlNode` into its string representation. */
def serialize(node: FirrtlNode, indent: Int): String = {
val builder = new StringBuilder()
node match {
case n: Info => s(n)(builder, indent)
case n: StringLit => s(n)(builder, indent)
case n: Expression => s(n)(builder, indent)
case n: Statement => s(n)(builder, indent)
case n: Width => s(n)(builder, indent)
case n: Orientation => s(n)(builder, indent)
case n: Field => s(n)(builder, indent)
case n: Type => s(n)(builder, indent)
case n: Direction => s(n)(builder, indent)
case n: Port => s(n)(builder, indent)
case n: Param => s(n)(builder, indent)
case n: DefModule => s(n)(builder, indent)
case n: Circuit => s(n)(builder, indent)
case other => builder ++= other.serialize // Handle user-defined nodes
}
builder.toString()
}
/** Converts a `Constraint` into its string representation. */
def serialize(con: Constraint): String = {
val builder = new StringBuilder()
s(con)(builder)
builder.toString()
}
private def flattenInfo(infos: Seq[Info]): Seq[FileInfo] = infos.flatMap {
case NoInfo => Seq()
case f: FileInfo => Seq(f)
case MultiInfo(infos) => flattenInfo(infos)
}
private def s(node: Info)(implicit b: StringBuilder, indent: Int): Unit = node match {
case f: FileInfo => b ++= " @["; b ++= f.escaped; b ++= "]"
case NoInfo => // empty string
case m: MultiInfo =>
val infos = m.flatten
if (infos.nonEmpty) {
val lastId = infos.length - 1
b ++= " @["
infos.zipWithIndex.foreach { case (f, i) => b ++= f.escaped; if (i < lastId) b += ' ' }
b += ']'
}
case other => b ++= other.serialize // Handle user-defined nodes
}
private def s(str: StringLit)(implicit b: StringBuilder, indent: Int): Unit = b ++= str.serialize
private def s(node: Expression)(implicit b: StringBuilder, indent: Int): Unit = node match {
case Reference(name, _, _, _) => b ++= name
case DoPrim(op, args, consts, _) =>
b ++= op.toString; b += '('; s(args, ", ", consts.isEmpty); s(consts, ", "); b += ')'
case UIntLiteral(value, width) =>
b ++= "UInt"; s(width); b ++= "(\"h"; b ++= value.toString(16); b ++= "\")"
case SubField(expr, name, _, _) => s(expr); b += '.'; b ++= name
case SubIndex(expr, value, _, _) => s(expr); b += '['; b ++= value.toString; b += ']'
case SubAccess(expr, index, _, _) => s(expr); b += '['; s(index); b += ']'
case Mux(cond, tval, fval, _) =>
b ++= "mux("; s(cond); b ++= ", "; s(tval); b ++= ", "; s(fval); b += ')'
case ValidIf(cond, value, _) => b ++= "validif("; s(cond); b ++= ", "; s(value); b += ')'
case SIntLiteral(value, width) =>
b ++= "SInt"; s(width); b ++= "(\"h"; b ++= value.toString(16); b ++= "\")"
case FixedLiteral(value, width, point) =>
b ++= "Fixed"; s(width); sPoint(point)
b ++= "(\"h"; b ++= value.toString(16); b ++= "\")"
// WIR
case firrtl.WVoid => b ++= "VOID"
case firrtl.WInvalid => b ++= "INVALID"
case firrtl.EmptyExpression => b ++= "EMPTY"
case other => b ++= other.serialize // Handle user-defined nodes
}
private def s(node: Statement)(implicit b: StringBuilder, indent: Int): Unit = node match {
case DefNode(info, name, value) => b ++= "node "; b ++= name; b ++= " = "; s(value); s(info)
case Connect(info, loc, expr) => s(loc); b ++= " <= "; s(expr); s(info)
case Conditionally(info, pred, conseq, alt) =>
b ++= "when "; s(pred); b ++= " :"; s(info)
newLineAndIndent(1); s(conseq)(b, indent + 1)
if (alt != EmptyStmt) {
newLineAndIndent(); b ++= "else :"
newLineAndIndent(1); s(alt)(b, indent + 1)
}
case EmptyStmt => b ++= "skip"
case Block(Seq()) => b ++= "skip"
case Block(stmts) =>
val it = stmts.iterator
while (it.hasNext) {
s(it.next())
if (it.hasNext) newLineAndIndent()
}
case stop @ Stop(info, ret, clk, en) =>
b ++= "stop("; s(clk); b ++= ", "; s(en); b ++= ", "; b ++= ret.toString; b += ')'
sStmtName(stop.name); s(info)
case print @ Print(info, string, args, clk, en) =>
b ++= "printf("; s(clk); b ++= ", "; s(en); b ++= ", "; b ++= string.escape
if (args.nonEmpty) b ++= ", "; s(args, ", "); b += ')'
sStmtName(print.name); s(info)
case IsInvalid(info, expr) => s(expr); b ++= " is invalid"; s(info)
case DefWire(info, name, tpe) => b ++= "wire "; b ++= name; b ++= " : "; s(tpe); s(info)
case DefRegister(info, name, tpe, clock, reset, init) =>
b ++= "reg "; b ++= name; b ++= " : "; s(tpe); b ++= ", "; s(clock); b ++= " with :"; newLineAndIndent(1)
b ++= "reset => ("; s(reset); b ++= ", "; s(init); b += ')'; s(info)
case DefRandom(info, name, tpe, clock, en) =>
b ++= "rand "; b ++= name; b ++= " : "; s(tpe);
if (clock.isDefined) { b ++= ", "; s(clock.get); }
en match { case Utils.True() => case _ => b ++= " when "; s(en) }
s(info)
case DefInstance(info, name, module, _) => b ++= "inst "; b ++= name; b ++= " of "; b ++= module; s(info)
case DefMemory(
info,
name,
dataType,
depth,
writeLatency,
readLatency,
readers,
writers,
readwriters,
readUnderWrite
) =>
b ++= "mem "; b ++= name; b ++= " :"; s(info); newLineAndIndent(1)
b ++= "data-type => "; s(dataType); newLineAndIndent(1)
b ++= "depth => "; b ++= depth.toString(); newLineAndIndent(1)
b ++= "read-latency => "; b ++= readLatency.toString; newLineAndIndent(1)
b ++= "write-latency => "; b ++= writeLatency.toString; newLineAndIndent(1)
readers.foreach { r => b ++= "reader => "; b ++= r; newLineAndIndent(1) }
writers.foreach { w => b ++= "writer => "; b ++= w; newLineAndIndent(1) }
readwriters.foreach { r => b ++= "readwriter => "; b ++= r; newLineAndIndent(1) }
b ++= "read-under-write => "; b ++= readUnderWrite.toString
case PartialConnect(info, loc, expr) => s(loc); b ++= " <- "; s(expr); s(info)
case Attach(info, exprs) =>
// exprs should never be empty since the attach statement takes *at least* two signals according to the spec
b ++= "attach ("; s(exprs, ", "); b += ')'; s(info)
case veri @ Verification(op, info, clk, pred, en, msg) =>
b ++= op.toString; b += '('; s(List(clk, pred, en), ", ", false); b ++= msg.escape
b += ')'; sStmtName(veri.name); s(info)
// WIR
case firrtl.CDefMemory(info, name, tpe, size, seq, readUnderWrite) =>
if (seq) b ++= "smem " else b ++= "cmem "
b ++= name; b ++= " : "; s(tpe); b ++= " ["; b ++= size.toString(); b += ']'; s(info)
case firrtl.CDefMPort(info, name, _, mem, exps, direction) =>
b ++= direction.serialize; b ++= " mport "; b ++= name; b ++= " = "; b ++= mem
b += '['; s(exps.head); b ++= "], "; s(exps(1)); s(info)
case firrtl.WDefInstanceConnector(info, name, module, tpe, portCons) =>
b ++= "inst "; b ++= name; b ++= " of "; b ++= module; b ++= " with "; s(tpe); b ++= " connected to ("
s(portCons.map(_._2), ", "); b += ')'; s(info)
case other => b ++= other.serialize // Handle user-defined nodes
}
private def sStmtName(lbl: String)(implicit b: StringBuilder): Unit = {
if (lbl.nonEmpty) { b ++= s" : $lbl" }
}
private def s(node: Width)(implicit b: StringBuilder, indent: Int): Unit = node match {
case IntWidth(width) => b += '<'; b ++= width.toString(); b += '>'
case UnknownWidth => // empty string
case CalcWidth(arg) => b ++= "calcw("; s(arg); b += ')'
case VarWidth(name) => b += '<'; b ++= name; b += '>'
case other => b ++= other.serialize // Handle user-defined nodes
}
private def sPoint(node: Width)(implicit b: StringBuilder, indent: Int): Unit = node match {
case IntWidth(width) => b ++= "<<"; b ++= width.toString(); b ++= ">>"
case UnknownWidth => // empty string
case CalcWidth(arg) => b ++= "calcw("; s(arg); b += ')'
case VarWidth(name) => b ++= "<<"; b ++= name; b ++= ">>"
case other => b ++= other.serialize // Handle user-defined nodes
}
private def s(node: Orientation)(implicit b: StringBuilder, indent: Int): Unit = node match {
case Default => // empty string
case Flip => b ++= "flip "
case other => b ++= other.serialize // Handle user-defined nodes
}
private def s(node: Field)(implicit b: StringBuilder, indent: Int): Unit = node match {
case Field(name, flip, tpe) => s(flip); b ++= name; b ++= " : "; s(tpe)
}
private def s(node: Type)(implicit b: StringBuilder, indent: Int): Unit = node match {
// Types
case UIntType(width: Width) => b ++= "UInt"; s(width)
case SIntType(width: Width) => b ++= "SInt"; s(width)
case FixedType(width, point) => b ++= "Fixed"; s(width); sPoint(point)
case BundleType(fields) => b ++= "{ "; sField(fields, ", "); b += '}'
case VectorType(tpe, size) => s(tpe); b += '['; b ++= size.toString; b += ']'
case ClockType => b ++= "Clock"
case ResetType => b ++= "Reset"
case AsyncResetType => b ++= "AsyncReset"
case AnalogType(width) => b ++= "Analog"; s(width)
case UnknownType => b += '?'
// the IntervalType has a complicated custom serialization method which does not recurse
case i: IntervalType => b ++= i.serialize
case other => b ++= other.serialize // Handle user-defined nodes
}
private def s(node: Direction)(implicit b: StringBuilder, indent: Int): Unit = node match {
case Input => b ++= "input"
case Output => b ++= "output"
case other => b ++= other.serialize // Handle user-defined nodes
}
private def s(node: Port)(implicit b: StringBuilder, indent: Int): Unit = node match {
case Port(info, name, direction, tpe) =>
s(direction); b += ' '; b ++= name; b ++= " : "; s(tpe); s(info)
}
private def s(node: Param)(implicit b: StringBuilder, indent: Int): Unit = node match {
case IntParam(name, value) => b ++= "parameter "; b ++= name; b ++= " = "; b ++= value.toString
case DoubleParam(name, value) => b ++= "parameter "; b ++= name; b ++= " = "; b ++= value.toString
case StringParam(name, value) => b ++= "parameter "; b ++= name; b ++= " = "; b ++= value.escape
case RawStringParam(name, value) =>
b ++= "parameter "; b ++= name; b ++= " = "
b += '\''; b ++= value.replace("'", "\\'"); b += '\''
case other => b ++= other.serialize // Handle user-defined nodes
}
private def s(node: DefModule)(implicit b: StringBuilder, indent: Int): Unit = node match {
case Module(info, name, ports, body) =>
doIndent(0); b ++= "module "; b ++= name; b ++= " :"; s(info)
ports.foreach { p => newLineAndIndent(1); s(p) }
newLineNoIndent() // add a new line between port declaration and body
newLineAndIndent(1); s(body)(b, indent + 1)
case ExtModule(info, name, ports, defname, params) =>
doIndent(0); b ++= "extmodule "; b ++= name; b ++= " :"; s(info)
ports.foreach { p => newLineAndIndent(1); s(p) }
newLineAndIndent(1); b ++= "defname = "; b ++= defname
params.foreach { p => newLineAndIndent(1); s(p) }
case other => doIndent(0); b ++= other.serialize // Handle user-defined nodes
}
private def s(node: Circuit)(implicit b: StringBuilder, indent: Int): Unit = node match {
case Circuit(info, modules, main) =>
b ++= s"FIRRTL version ${version.serialize}\n"
b ++= "circuit "; b ++= main; b ++= " :"; s(info)
if (modules.nonEmpty) {
newLineNoIndent(); s(modules.head)(b, indent + 1)
modules.drop(1).foreach { m => newLineNoIndent(); newLineNoIndent(); s(m)(b, indent + 1) }
}
newLineNoIndent()
}
// serialize constraints
private def s(const: Constraint)(implicit b: StringBuilder): Unit = const match {
// Bounds
case UnknownBound => b += '?'
case CalcBound(arg) => b ++= "calcb("; s(arg); b += ')'
case VarBound(name) => b ++= name
case Open(value) => b ++ "o("; b ++= value.toString; b += ')'
case Closed(value) => b ++ "c("; b ++= value.toString; b += ')'
case other => b ++= other.serialize // Handle user-defined nodes
}
/** create a new line with the appropriate indent */
private def newLineAndIndent(inc: Int = 0)(implicit b: StringBuilder, indent: Int): Unit = {
b += NewLine; doIndent(inc)
}
private def newLineNoIndent()(implicit b: StringBuilder): Unit = b += NewLine
/** create indent, inc allows for a temporary increment */
private def doIndent(inc: Int)(implicit b: StringBuilder, indent: Int): Unit = {
(0 until (indent + inc)).foreach { _ => b ++= Indent }
}
/** serialize firrtl Expression nodes with a custom separator and the option to include the separator at the end */
private def s(
nodes: Iterable[Expression],
sep: String,
noFinalSep: Boolean = true
)(
implicit b: StringBuilder,
indent: Int
): Unit = {
val it = nodes.iterator
while (it.hasNext) {
s(it.next())
if (!noFinalSep || it.hasNext) b ++= sep
}
}
/** serialize firrtl Field nodes with a custom separator and the option to include the separator at the end */
@inline
private def sField(nodes: Iterable[Field], sep: String)(implicit b: StringBuilder, indent: Int): Unit = {
val it = nodes.iterator
while (it.hasNext) {
s(it.next())
if (it.hasNext) b ++= sep
}
}
/** serialize BigInts with a custom separator */
private def s(consts: Iterable[BigInt], sep: String)(implicit b: StringBuilder): Unit = {
val it = consts.iterator
while (it.hasNext) {
b ++= it.next().toString()
if (it.hasNext) b ++= sep
}
}
}
|