aboutsummaryrefslogtreecommitdiff
path: root/regress/Rob.fir
blob: b1aabfc75dc43500c56bd9f584712fbe96d1794f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
; SPDX-License-Identifier: Apache-2.0
circuit Rob :
  module Rob : 
    input clk : Clock
    input reset : UInt<1>
    output io : {flip dis_valids : UInt<1>[2], flip dis_uops : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}[2], flip dis_has_br_or_jalr_in_packet : UInt<1>, flip dis_partial_stall : UInt<1>, flip dis_new_packet : UInt<1>, curr_rob_tail : UInt<6>, flip wb_resps : {valid : UInt<1>, bits : {uop : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}, data : UInt<65>, fflags : {valid : UInt<1>, bits : {uop : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}, flags : UInt<5>}}}}[3], flip debug_wb_valids : UInt<1>[3], flip debug_wb_wdata : UInt<64>[3], flip fflags : {valid : UInt<1>, bits : {uop : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}, flags : UInt<5>}}[2], flip lxcpt : {valid : UInt<1>, bits : {uop : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}, cause : UInt<4>, badvaddr : UInt<40>}}, flip bxcpt : {valid : UInt<1>, bits : {uop : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}, cause : UInt<4>, badvaddr : UInt<40>}}, flip cxcpt : {valid : UInt<1>, bits : {uop : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}, cause : UInt<4>, badvaddr : UInt<40>}}, com_valids : UInt<1>[2], com_uops : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}[2], com_fflags_val : UInt<1>, com_fflags : UInt<5>, com_st_mask : UInt<1>[2], com_ld_mask : UInt<1>[2], flip lsu_clr_bsy_valid : UInt<1>, flip lsu_clr_bsy_rob_idx : UInt<6>, com_load_is_at_rob_head : UInt<1>, com_exception : UInt<1>, com_exc_cause : UInt<64>, com_handling_exc : UInt<1>, com_rbk_valids : UInt<1>[2], com_badvaddr : UInt<64>, flip brinfo : {valid : UInt<1>, mispredict : UInt<1>, mask : UInt<8>, tag : UInt<3>, exe_mask : UInt<8>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, taken : UInt<1>, is_jr : UInt<1>, btb_made_pred : UInt<1>, btb_mispredict : UInt<1>, bpd_made_pred : UInt<1>, bpd_mispredict : UInt<1>}, get_pc : {flip rob_idx : UInt<6>, curr_pc : UInt<40>, curr_brob_idx : UInt<5>, next_val : UInt<1>, next_pc : UInt<40>}, lsu_misspec : UInt<1>, flush_take_pc : UInt<1>, flush_pc : UInt<40>, flush_pipeline : UInt<1>, flush_brob : UInt<1>, empty : UInt<1>, ready : UInt<1>, brob_deallocate : {valid : UInt<1>, bits : {brob_idx : UInt<5>}}, debug : {state : UInt, rob_head : UInt<6>, xcpt_val : UInt<1>, xcpt_uop : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}, xcpt_badvaddr : UInt<64>}, flip debug_tsc : UInt<64>}
    
    io is invalid
    reg rob_state : UInt<2>, clk with : (reset => (reset, UInt<2>("h00")))
    reg rob_head : UInt<5>, clk with : (reset => (reset, UInt<5>("h00")))
    reg rob_tail : UInt<5>, clk with : (reset => (reset, UInt<5>("h00")))
    node rob_tail_idx = dshl(rob_tail, UInt<1>("h01")) @[rob.scala 192:32] 
    wire will_commit : UInt<1>[2] @[rob.scala 194:34] 
    will_commit is invalid @[rob.scala 194:34] 
    wire can_commit : UInt<1>[2] @[rob.scala 195:34] 
    can_commit is invalid @[rob.scala 195:34] 
    wire can_throw_exception : UInt<1>[2] @[rob.scala 196:34] 
    can_throw_exception is invalid @[rob.scala 196:34] 
    wire rob_head_vals : UInt<1>[2] @[rob.scala 197:34] 
    rob_head_vals is invalid @[rob.scala 197:34] 
    wire rob_head_is_store : UInt<1>[2] @[rob.scala 198:34] 
    rob_head_is_store is invalid @[rob.scala 198:34] 
    wire rob_head_is_load : UInt<1>[2] @[rob.scala 199:34] 
    rob_head_is_load is invalid @[rob.scala 199:34] 
    wire rob_head_is_branch : UInt<1>[2] @[rob.scala 200:34] 
    rob_head_is_branch is invalid @[rob.scala 200:34] 
    wire rob_head_fflags : UInt<5>[2] @[rob.scala 201:34] 
    rob_head_fflags is invalid @[rob.scala 201:34] 
    wire rob_brt_vals : UInt<1>[2] @[rob.scala 206:34] 
    rob_brt_vals is invalid @[rob.scala 206:34] 
    wire refetch_inst : UInt<1> @[rob.scala 208:31] 
    refetch_inst is invalid @[rob.scala 208:31] 
    reg r_xcpt_val : UInt<1>, clk with : (reset => (reset, UInt<1>("h00")))
    reg r_xcpt_uop : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}, clk
    reg r_xcpt_badvaddr : UInt<40>, clk
    wire debug_entry : {valid : UInt<1>, busy : UInt<1>, uop : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}, exception : UInt<1>}[48] @[rob.scala 240:26] 
    debug_entry is invalid @[rob.scala 240:26] 
    cmem T_23555 : UInt<37>[12] @[rob.scala 893:22] 
    cmem T_23558 : UInt<37>[12] @[rob.scala 894:22] 
    node T_23559 = or(io.dis_valids[0], io.dis_valids[1]) @[rob.scala 260:32] 
    when T_23559 : @[rob.scala 261:4] 
      node T_23560 = bits(io.dis_uops[0].pc, 39, 0) @[rob.scala 931:28] 
      node T_23562 = dshr(T_23560, UInt<2>("h03")) @[rob.scala 931:42] 
      node T_23563 = bits(rob_tail, 0, 0) @[rob.scala 932:25] 
      when T_23563 : @[rob.scala 933:10] 
        node T_23565 = dshr(rob_tail, UInt<1>("h01")) @[rob.scala 934:29] 
        infer mport T_23566 = T_23558[T_23565], clk
        T_23566 <= T_23562 @[rob.scala 934:41] 
        skip @[rob.scala 933:10] 
      node T_23568 = eq(T_23563, UInt<1>("h00")) @[rob.scala 933:10] 
      when T_23568 : @[rob.scala 937:10] 
        node T_23570 = dshr(rob_tail, UInt<1>("h01")) @[rob.scala 938:29] 
        infer mport T_23571 = T_23555[T_23570], clk
        T_23571 <= T_23562 @[rob.scala 938:41] 
        skip @[rob.scala 937:10] 
      skip @[rob.scala 261:4] 
    node T_23573 = dshr(io.get_pc.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_23574 = bits(T_23573, 0, 0) @[rob.scala 913:37] 
    node T_23576 = dshr(T_23573, UInt<1>("h01")) @[rob.scala 913:58] 
    node T_23578 = eq(T_23576, UInt<4>("h0b")) @[util.scala 75:28] 
    node T_23581 = add(T_23576, UInt<1>("h01")) @[util.scala 76:35] 
    node T_23582 = tail(T_23581, 1) @[util.scala 76:35] 
    node T_23583 = mux(T_23578, UInt<1>("h00"), T_23582) @[util.scala 76:13] 
    node T_23585 = dshr(T_23573, UInt<1>("h01")) @[rob.scala 914:50] 
    node T_23586 = mux(T_23574, T_23583, T_23585) @[rob.scala 913:29] 
    infer mport T_23587 = T_23555[T_23586], clk
    node T_23589 = dshl(T_23587, UInt<2>("h03")) @[rob.scala 915:39] 
    node T_23591 = dshr(T_23573, UInt<1>("h01")) @[rob.scala 916:36] 
    infer mport T_23592 = T_23558[T_23591], clk
    node T_23594 = dshl(T_23592, UInt<2>("h03")) @[rob.scala 916:48] 
    wire T_23596 : UInt<64> @[rob.scala 918:28] 
    T_23596 is invalid @[rob.scala 918:28] 
    wire T_23598 : UInt<64> @[rob.scala 919:28] 
    T_23598 is invalid @[rob.scala 919:28] 
    node T_23599 = bits(T_23573, 0, 0) @[rob.scala 920:32] 
    node T_23600 = mux(T_23599, T_23594, T_23589) @[rob.scala 920:24] 
    T_23596 <= T_23600 @[rob.scala 920:18] 
    node T_23601 = bits(T_23573, 0, 0) @[rob.scala 921:32] 
    node T_23602 = mux(T_23601, T_23589, T_23594) @[rob.scala 921:24] 
    T_23598 <= T_23602 @[rob.scala 921:18] 
    node T_23603 = bits(T_23596, 39, 0) @[rob.scala 922:40] 
    node T_23604 = bits(T_23603, 39, 39) @[util.scala 114:43] 
    node T_23605 = bits(T_23604, 0, 0) @[Bitwise.scala 33:15] 
    node T_23608 = mux(T_23605, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node curr_row_pc = cat(T_23608, T_23603) @[Cat.scala 20:58] 
    node T_23609 = bits(T_23598, 39, 0) @[rob.scala 923:40] 
    node T_23610 = bits(T_23609, 39, 39) @[util.scala 114:43] 
    node T_23611 = bits(T_23610, 0, 0) @[Bitwise.scala 33:15] 
    node T_23614 = mux(T_23611, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node next_row_pc = cat(T_23614, T_23609) @[Cat.scala 20:58] 
    node T_23615 = bits(io.get_pc.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_23617 = cat(T_23615, UInt<2>("h00")) @[Cat.scala 20:58] 
    node T_23618 = add(curr_row_pc, T_23617) @[rob.scala 268:37] 
    node T_23619 = tail(T_23618, 1) @[rob.scala 268:37] 
    io.get_pc.curr_pc <= T_23619 @[rob.scala 268:22] 
    node T_23620 = cat(rob_brt_vals[1], rob_brt_vals[0])
    node T_23621 = bits(T_23620, 0, 0) @[OneHot.scala 35:40] 
    node T_23622 = bits(T_23620, 1, 1) @[OneHot.scala 35:40] 
    node next_bank_idx = mux(T_23621, UInt<1>("h00"), UInt<1>("h01")) @[Mux.scala 31:69] 
    node rob_pc_hob_next_val = or(rob_brt_vals[0], rob_brt_vals[1]) @[rob.scala 273:51] 
    node T_23625 = cat(io.dis_valids[1], io.dis_valids[0])
    node T_23626 = bits(T_23625, 0, 0) @[OneHot.scala 35:40] 
    node T_23627 = bits(T_23625, 1, 1) @[OneHot.scala 35:40] 
    node bypass_next_bank_idx = mux(T_23626, UInt<1>("h00"), UInt<1>("h01")) @[Mux.scala 31:69] 
    node T_23630 = asSInt(io.dis_uops[0].pc)
    node T_23632 = and(T_23630, asSInt(UInt<4>("h08"))) @[rob.scala 276:51] 
    node T_23633 = asSInt(T_23632) @[rob.scala 276:51] 
    node T_23634 = asUInt(T_23633)
    node T_23636 = cat(bypass_next_bank_idx, UInt<2>("h00")) @[Cat.scala 20:58] 
    node T_23637 = add(T_23634, T_23636) @[rob.scala 276:97] 
    node bypass_next_pc = tail(T_23637, 1) @[rob.scala 276:97] 
    node T_23638 = or(io.dis_valids[0], io.dis_valids[1]) @[rob.scala 279:71] 
    node T_23639 = or(rob_pc_hob_next_val, T_23638) @[rob.scala 279:46] 
    io.get_pc.next_val <= T_23639 @[rob.scala 279:23] 
    node T_23641 = cat(next_bank_idx, UInt<2>("h00")) @[Cat.scala 20:58] 
    node T_23642 = add(next_row_pc, T_23641) @[rob.scala 281:40] 
    node T_23643 = tail(T_23642, 1) @[rob.scala 281:40] 
    node T_23644 = mux(rob_pc_hob_next_val, T_23643, bypass_next_pc) @[rob.scala 280:28] 
    io.get_pc.next_pc <= T_23644 @[rob.scala 280:22] 
    wire finished_committing_row : UInt<1> @[rob.scala 291:38] 
    finished_committing_row is invalid @[rob.scala 291:38] 
    reg r_partial_row : UInt<1>, clk with : (reset => (reset, UInt<1>("h00")))
    cmem row_metadata_brob_idx : UInt<5>[24] @[rob.scala 295:35] 
    cmem row_metadata_has_brorjalr : UInt<1>[24] @[rob.scala 296:38] 
    node T_23651 = or(io.dis_valids[0], io.dis_valids[1]) @[rob.scala 297:32] 
    node T_23652 = and(T_23651, io.dis_new_packet) @[rob.scala 297:36] 
    when T_23652 : @[rob.scala 298:4] 
      infer mport T_23653 = row_metadata_brob_idx[rob_tail], clk
      T_23653 <= io.dis_uops[0].brob_idx @[rob.scala 299:39] 
      infer mport T_23654 = row_metadata_has_brorjalr[rob_tail], clk
      T_23654 <= io.dis_has_br_or_jalr_in_packet @[rob.scala 300:43] 
      r_partial_row <= io.dis_partial_stall @[rob.scala 301:21] 
      skip @[rob.scala 298:4] 
    node T_23655 = or(io.dis_valids[0], io.dis_valids[1]) @[rob.scala 303:37] 
    node T_23657 = eq(io.dis_new_packet, UInt<1>("h00")) @[rob.scala 303:44] 
    node T_23658 = and(T_23655, T_23657) @[rob.scala 303:41] 
    node T_23660 = eq(T_23652, UInt<1>("h00")) @[rob.scala 298:4] 
    node T_23661 = and(T_23660, T_23658) @[rob.scala 304:4] 
    when T_23661 : @[rob.scala 304:4] 
      r_partial_row <= io.dis_partial_stall @[rob.scala 305:21] 
      skip @[rob.scala 304:4] 
    when io.flush_brob : @[rob.scala 309:4] 
      infer mport T_23662 = row_metadata_has_brorjalr[rob_tail], clk
      T_23662 <= UInt<1>("h00") @[rob.scala 310:43] 
      skip @[rob.scala 309:4] 
    infer mport T_23664 = row_metadata_has_brorjalr[rob_head], clk
    node T_23665 = and(finished_committing_row, T_23664) @[rob.scala 315:56] 
    io.brob_deallocate.valid <= T_23665 @[rob.scala 315:29] 
    infer mport T_23666 = row_metadata_brob_idx[rob_head], clk
    io.brob_deallocate.bits.brob_idx <= T_23666 @[rob.scala 316:37] 
    node T_23668 = dshr(io.get_pc.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    infer mport T_23669 = row_metadata_brob_idx[T_23668], clk
    io.get_pc.curr_brob_idx <= T_23669 @[rob.scala 318:28] 
    node T_23670 = and(io.dis_valids[0], io.dis_uops[0].is_unique) @[rob.scala 322:24] 
    node T_23671 = and(io.dis_valids[1], io.dis_uops[1].is_unique) @[rob.scala 322:24] 
    node T_23672 = or(T_23670, T_23671) @[rob.scala 322:61] 
    io.flush_brob <= T_23672 @[rob.scala 321:18] 
    wire T_23702 : UInt<1>[24] @[rob.scala 334:60] 
    T_23702 is invalid @[rob.scala 334:60] 
    T_23702[0] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[1] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[2] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[3] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[4] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[5] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[6] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[7] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[8] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[9] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[10] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[11] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[12] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[13] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[14] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[15] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[16] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[17] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[18] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[19] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[20] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[21] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[22] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_23702[23] <= UInt<1>("h00") @[rob.scala 334:60] 
    reg T_23706 : UInt<1>[24], clk with : (reset => (reset, T_23702))
    cmem T_23710 : UInt<1>[24] @[rob.scala 335:30] 
    reg T_26182 : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}[24], clk
    cmem T_28311 : UInt<1>[24] @[rob.scala 339:30] 
    cmem T_28314 : UInt<5>[24] @[rob.scala 340:30] 
    when io.dis_valids[0] : @[rob.scala 346:7] 
      T_23706[rob_tail] <= UInt<1>("h01") @[rob.scala 347:34] 
      infer mport T_28316 = T_23710[rob_tail], clk
      node T_28318 = eq(io.dis_uops[0].is_fence, UInt<1>("h00")) @[rob.scala 348:37] 
      node T_28320 = eq(io.dis_uops[0].is_fencei, UInt<1>("h00")) @[rob.scala 349:37] 
      node T_28321 = and(T_28318, T_28320) @[rob.scala 348:62] 
      T_28316 <= T_28321 @[rob.scala 348:34] 
      T_26182[rob_tail] <- io.dis_uops[0] @[rob.scala 350:34] 
      infer mport T_28407 = T_28311[rob_tail], clk
      T_28407 <= io.dis_uops[0].exception @[rob.scala 351:34] 
      infer mport T_28408 = T_28314[rob_tail], clk
      T_28408 <= UInt<1>("h00") @[rob.scala 352:34] 
      T_26182[rob_tail].stat_brjmp_mispredicted <= UInt<1>("h00") @[rob.scala 353:52] 
      skip @[rob.scala 346:7] 
    node T_28496 = or(io.dis_valids[0], io.dis_valids[1]) @[rob.scala 355:40] 
    node T_28498 = eq(T_23706[rob_tail], UInt<1>("h00")) @[rob.scala 355:47] 
    node T_28499 = and(T_28496, T_28498) @[rob.scala 355:44] 
    node T_28501 = eq(io.dis_valids[0], UInt<1>("h00")) @[rob.scala 346:7] 
    node T_28502 = and(T_28501, T_28499) @[rob.scala 356:7] 
    when T_28502 : @[rob.scala 356:7] 
      T_26182[rob_tail].inst <= UInt<32>("h04033") @[rob.scala 357:33] 
      skip @[rob.scala 356:7] 
    node T_28589 = dshr(io.wb_resps[0].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_28590 = bits(io.wb_resps[0].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_28592 = eq(T_28590, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_28593 = and(io.wb_resps[0].valid, T_28592) @[rob.scala 368:30] 
    when T_28593 : @[rob.scala 369:10] 
      infer mport T_28594 = T_23710[T_28589], clk
      T_28594 <= UInt<1>("h00") @[rob.scala 370:30] 
      skip @[rob.scala 369:10] 
    node T_28597 = dshr(io.wb_resps[1].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_28598 = bits(io.wb_resps[1].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_28600 = eq(T_28598, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_28601 = and(io.wb_resps[1].valid, T_28600) @[rob.scala 368:30] 
    when T_28601 : @[rob.scala 369:10] 
      infer mport T_28602 = T_23710[T_28597], clk
      T_28602 <= UInt<1>("h00") @[rob.scala 370:30] 
      skip @[rob.scala 369:10] 
    node T_28605 = dshr(io.wb_resps[2].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_28606 = bits(io.wb_resps[2].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_28608 = eq(T_28606, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_28609 = and(io.wb_resps[2].valid, T_28608) @[rob.scala 368:30] 
    when T_28609 : @[rob.scala 369:10] 
      infer mport T_28610 = T_23710[T_28605], clk
      T_28610 <= UInt<1>("h00") @[rob.scala 370:30] 
      skip @[rob.scala 369:10] 
    node T_28612 = bits(io.lsu_clr_bsy_rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_28614 = eq(T_28612, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_28615 = and(io.lsu_clr_bsy_valid, T_28614) @[rob.scala 388:34] 
    when T_28615 : @[rob.scala 389:7] 
      node T_28617 = dshr(io.lsu_clr_bsy_rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      infer mport T_28618 = T_23710[T_28617], clk
      T_28618 <= UInt<1>("h00") @[rob.scala 390:53] 
      skip @[rob.scala 389:7] 
    node T_28620 = bits(io.brinfo.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_28622 = eq(T_28620, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_28623 = and(io.brinfo.valid, T_28622) @[rob.scala 400:29] 
    when T_28623 : @[rob.scala 401:7] 
      node T_28625 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_26182[T_28625].stat_brjmp_mispredicted <= io.brinfo.mispredict @[rob.scala 402:72] 
      node T_28712 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_26182[T_28712].stat_btb_mispredicted <= io.brinfo.btb_mispredict @[rob.scala 403:72] 
      node T_28799 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_26182[T_28799].stat_btb_made_pred <= io.brinfo.btb_made_pred @[rob.scala 404:72] 
      node T_28886 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_26182[T_28886].stat_bpd_mispredicted <= io.brinfo.bpd_mispredict @[rob.scala 405:72] 
      node T_28973 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_26182[T_28973].stat_bpd_made_pred <= io.brinfo.bpd_made_pred @[rob.scala 406:72] 
      skip @[rob.scala 401:7] 
    node T_29059 = bits(io.fflags[0].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_29061 = eq(T_29059, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_29062 = and(io.fflags[0].valid, T_29061) @[rob.scala 415:35] 
    when T_29062 : @[rob.scala 416:10] 
      node T_29064 = dshr(io.fflags[0].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      infer mport T_29065 = T_28314[T_29064], clk
      T_29065 <= io.fflags[0].bits.flags @[rob.scala 417:54] 
      skip @[rob.scala 416:10] 
    node T_29066 = bits(io.fflags[1].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_29068 = eq(T_29066, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_29069 = and(io.fflags[1].valid, T_29068) @[rob.scala 415:35] 
    when T_29069 : @[rob.scala 416:10] 
      node T_29071 = dshr(io.fflags[1].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      infer mport T_29072 = T_28314[T_29071], clk
      T_29072 <= io.fflags[1].bits.flags @[rob.scala 417:54] 
      skip @[rob.scala 416:10] 
    node T_29073 = bits(io.lxcpt.bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_29075 = eq(T_29073, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_29076 = and(io.lxcpt.valid, T_29075) @[rob.scala 425:28] 
    when T_29076 : @[rob.scala 426:7] 
      node T_29078 = dshr(io.lxcpt.bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      infer mport T_29079 = T_28311[T_29078], clk
      T_29079 <= UInt<1>("h01") @[rob.scala 427:62] 
      skip @[rob.scala 426:7] 
    node T_29081 = bits(io.bxcpt.bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_29083 = eq(T_29081, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_29084 = and(io.bxcpt.valid, T_29083) @[rob.scala 429:28] 
    when T_29084 : @[rob.scala 430:7] 
      node T_29086 = dshr(io.bxcpt.bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      infer mport T_29087 = T_28311[T_29086], clk
      T_29087 <= UInt<1>("h01") @[rob.scala 431:62] 
      skip @[rob.scala 430:7] 
    infer mport T_29089 = T_28311[rob_head], clk
    node T_29090 = and(T_23706[rob_head], T_29089) @[rob.scala 433:51] 
    can_throw_exception[0] <= T_29090 @[rob.scala 433:30] 
    infer mport T_29091 = T_23710[rob_head], clk
    node T_29093 = eq(T_29091, UInt<1>("h00")) @[rob.scala 439:45] 
    node T_29094 = and(T_23706[rob_head], T_29093) @[rob.scala 439:42] 
    can_commit[0] <= T_29094 @[rob.scala 439:21] 
    wire T_29096 : UInt @[rob.scala 441:25] 
    T_29096 is invalid @[rob.scala 441:25] 
    T_29096 <= rob_head @[rob.scala 442:15] 
    node T_29097 = eq(rob_state, UInt<2>("h02")) @[rob.scala 443:23] 
    when T_29097 : @[rob.scala 444:7] 
      T_29096 <= rob_tail @[rob.scala 445:18] 
      skip @[rob.scala 444:7] 
    io.com_valids[0] <= will_commit[0] @[rob.scala 450:28] 
    node T_29098 = eq(rob_state, UInt<2>("h02")) @[rob.scala 451:42] 
    node T_29099 = and(T_29098, T_23706[T_29096]) @[rob.scala 451:58] 
    node T_29185 = eq(T_26182[T_29096].dst_rtype, UInt<2>("h00")) @[rob.scala 453:59] 
    node T_29271 = eq(T_26182[T_29096].dst_rtype, UInt<2>("h01")) @[rob.scala 453:100] 
    node T_29272 = or(T_29185, T_29271) @[rob.scala 453:70] 
    node T_29273 = and(T_29099, T_29272) @[rob.scala 452:48] 
    node T_29275 = and(T_29273, UInt<1>("h01")) @[rob.scala 453:112] 
    io.com_rbk_valids[0] <= T_29275 @[rob.scala 451:28] 
    io.com_uops[0] <- T_26182[T_29096] @[rob.scala 455:28] 
    node T_29361 = eq(rob_state, UInt<2>("h02")) @[rob.scala 457:23] 
    when T_29361 : @[rob.scala 458:7] 
      T_23706[T_29096] <= UInt<1>("h00") @[rob.scala 459:33] 
      infer mport T_29363 = T_28311[T_29096], clk
      T_29363 <= UInt<1>("h00") @[rob.scala 460:33] 
      skip @[rob.scala 458:7] 
    node T_29365 = and(io.brinfo.mask, T_26182[0].br_mask) @[util.scala 45:52] 
    node T_29367 = neq(T_29365, UInt<1>("h00")) @[util.scala 45:60] 
    node T_29368 = and(T_23706[0], T_29367) @[rob.scala 481:39] 
    node T_29369 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_29370 = and(T_29369, T_29368) @[rob.scala 484:56] 
    when T_29370 : @[rob.scala 485:10] 
      T_23706[0] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<1>("h00")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_29459 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_29460 = and(io.brinfo.valid, T_29459) @[rob.scala 489:37] 
    node T_29461 = and(T_29460, T_29368) @[rob.scala 489:62] 
    node T_29463 = eq(T_29370, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_29464 = and(T_29463, T_29461) @[rob.scala 490:10] 
    when T_29464 : @[rob.scala 490:10] 
      node T_29465 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_29466 = and(T_26182[0].br_mask, T_29465) @[rob.scala 492:44] 
      T_26182[0].br_mask <= T_29466 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_29467 = and(io.brinfo.mask, T_26182[1].br_mask) @[util.scala 45:52] 
    node T_29469 = neq(T_29467, UInt<1>("h00")) @[util.scala 45:60] 
    node T_29470 = and(T_23706[1], T_29469) @[rob.scala 481:39] 
    node T_29471 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_29472 = and(T_29471, T_29470) @[rob.scala 484:56] 
    when T_29472 : @[rob.scala 485:10] 
      T_23706[1] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<1>("h01")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_29561 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_29562 = and(io.brinfo.valid, T_29561) @[rob.scala 489:37] 
    node T_29563 = and(T_29562, T_29470) @[rob.scala 489:62] 
    node T_29565 = eq(T_29472, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_29566 = and(T_29565, T_29563) @[rob.scala 490:10] 
    when T_29566 : @[rob.scala 490:10] 
      node T_29567 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_29568 = and(T_26182[1].br_mask, T_29567) @[rob.scala 492:44] 
      T_26182[1].br_mask <= T_29568 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_29569 = and(io.brinfo.mask, T_26182[2].br_mask) @[util.scala 45:52] 
    node T_29571 = neq(T_29569, UInt<1>("h00")) @[util.scala 45:60] 
    node T_29572 = and(T_23706[2], T_29571) @[rob.scala 481:39] 
    node T_29573 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_29574 = and(T_29573, T_29572) @[rob.scala 484:56] 
    when T_29574 : @[rob.scala 485:10] 
      T_23706[2] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<2>("h02")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_29663 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_29664 = and(io.brinfo.valid, T_29663) @[rob.scala 489:37] 
    node T_29665 = and(T_29664, T_29572) @[rob.scala 489:62] 
    node T_29667 = eq(T_29574, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_29668 = and(T_29667, T_29665) @[rob.scala 490:10] 
    when T_29668 : @[rob.scala 490:10] 
      node T_29669 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_29670 = and(T_26182[2].br_mask, T_29669) @[rob.scala 492:44] 
      T_26182[2].br_mask <= T_29670 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_29671 = and(io.brinfo.mask, T_26182[3].br_mask) @[util.scala 45:52] 
    node T_29673 = neq(T_29671, UInt<1>("h00")) @[util.scala 45:60] 
    node T_29674 = and(T_23706[3], T_29673) @[rob.scala 481:39] 
    node T_29675 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_29676 = and(T_29675, T_29674) @[rob.scala 484:56] 
    when T_29676 : @[rob.scala 485:10] 
      T_23706[3] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<2>("h03")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_29765 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_29766 = and(io.brinfo.valid, T_29765) @[rob.scala 489:37] 
    node T_29767 = and(T_29766, T_29674) @[rob.scala 489:62] 
    node T_29769 = eq(T_29676, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_29770 = and(T_29769, T_29767) @[rob.scala 490:10] 
    when T_29770 : @[rob.scala 490:10] 
      node T_29771 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_29772 = and(T_26182[3].br_mask, T_29771) @[rob.scala 492:44] 
      T_26182[3].br_mask <= T_29772 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_29773 = and(io.brinfo.mask, T_26182[4].br_mask) @[util.scala 45:52] 
    node T_29775 = neq(T_29773, UInt<1>("h00")) @[util.scala 45:60] 
    node T_29776 = and(T_23706[4], T_29775) @[rob.scala 481:39] 
    node T_29777 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_29778 = and(T_29777, T_29776) @[rob.scala 484:56] 
    when T_29778 : @[rob.scala 485:10] 
      T_23706[4] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<3>("h04")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_29867 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_29868 = and(io.brinfo.valid, T_29867) @[rob.scala 489:37] 
    node T_29869 = and(T_29868, T_29776) @[rob.scala 489:62] 
    node T_29871 = eq(T_29778, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_29872 = and(T_29871, T_29869) @[rob.scala 490:10] 
    when T_29872 : @[rob.scala 490:10] 
      node T_29873 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_29874 = and(T_26182[4].br_mask, T_29873) @[rob.scala 492:44] 
      T_26182[4].br_mask <= T_29874 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_29875 = and(io.brinfo.mask, T_26182[5].br_mask) @[util.scala 45:52] 
    node T_29877 = neq(T_29875, UInt<1>("h00")) @[util.scala 45:60] 
    node T_29878 = and(T_23706[5], T_29877) @[rob.scala 481:39] 
    node T_29879 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_29880 = and(T_29879, T_29878) @[rob.scala 484:56] 
    when T_29880 : @[rob.scala 485:10] 
      T_23706[5] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<3>("h05")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_29969 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_29970 = and(io.brinfo.valid, T_29969) @[rob.scala 489:37] 
    node T_29971 = and(T_29970, T_29878) @[rob.scala 489:62] 
    node T_29973 = eq(T_29880, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_29974 = and(T_29973, T_29971) @[rob.scala 490:10] 
    when T_29974 : @[rob.scala 490:10] 
      node T_29975 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_29976 = and(T_26182[5].br_mask, T_29975) @[rob.scala 492:44] 
      T_26182[5].br_mask <= T_29976 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_29977 = and(io.brinfo.mask, T_26182[6].br_mask) @[util.scala 45:52] 
    node T_29979 = neq(T_29977, UInt<1>("h00")) @[util.scala 45:60] 
    node T_29980 = and(T_23706[6], T_29979) @[rob.scala 481:39] 
    node T_29981 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_29982 = and(T_29981, T_29980) @[rob.scala 484:56] 
    when T_29982 : @[rob.scala 485:10] 
      T_23706[6] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<3>("h06")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_30071 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_30072 = and(io.brinfo.valid, T_30071) @[rob.scala 489:37] 
    node T_30073 = and(T_30072, T_29980) @[rob.scala 489:62] 
    node T_30075 = eq(T_29982, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_30076 = and(T_30075, T_30073) @[rob.scala 490:10] 
    when T_30076 : @[rob.scala 490:10] 
      node T_30077 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_30078 = and(T_26182[6].br_mask, T_30077) @[rob.scala 492:44] 
      T_26182[6].br_mask <= T_30078 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_30079 = and(io.brinfo.mask, T_26182[7].br_mask) @[util.scala 45:52] 
    node T_30081 = neq(T_30079, UInt<1>("h00")) @[util.scala 45:60] 
    node T_30082 = and(T_23706[7], T_30081) @[rob.scala 481:39] 
    node T_30083 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_30084 = and(T_30083, T_30082) @[rob.scala 484:56] 
    when T_30084 : @[rob.scala 485:10] 
      T_23706[7] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<3>("h07")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_30173 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_30174 = and(io.brinfo.valid, T_30173) @[rob.scala 489:37] 
    node T_30175 = and(T_30174, T_30082) @[rob.scala 489:62] 
    node T_30177 = eq(T_30084, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_30178 = and(T_30177, T_30175) @[rob.scala 490:10] 
    when T_30178 : @[rob.scala 490:10] 
      node T_30179 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_30180 = and(T_26182[7].br_mask, T_30179) @[rob.scala 492:44] 
      T_26182[7].br_mask <= T_30180 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_30181 = and(io.brinfo.mask, T_26182[8].br_mask) @[util.scala 45:52] 
    node T_30183 = neq(T_30181, UInt<1>("h00")) @[util.scala 45:60] 
    node T_30184 = and(T_23706[8], T_30183) @[rob.scala 481:39] 
    node T_30185 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_30186 = and(T_30185, T_30184) @[rob.scala 484:56] 
    when T_30186 : @[rob.scala 485:10] 
      T_23706[8] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<4>("h08")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_30275 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_30276 = and(io.brinfo.valid, T_30275) @[rob.scala 489:37] 
    node T_30277 = and(T_30276, T_30184) @[rob.scala 489:62] 
    node T_30279 = eq(T_30186, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_30280 = and(T_30279, T_30277) @[rob.scala 490:10] 
    when T_30280 : @[rob.scala 490:10] 
      node T_30281 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_30282 = and(T_26182[8].br_mask, T_30281) @[rob.scala 492:44] 
      T_26182[8].br_mask <= T_30282 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_30283 = and(io.brinfo.mask, T_26182[9].br_mask) @[util.scala 45:52] 
    node T_30285 = neq(T_30283, UInt<1>("h00")) @[util.scala 45:60] 
    node T_30286 = and(T_23706[9], T_30285) @[rob.scala 481:39] 
    node T_30287 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_30288 = and(T_30287, T_30286) @[rob.scala 484:56] 
    when T_30288 : @[rob.scala 485:10] 
      T_23706[9] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<4>("h09")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_30377 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_30378 = and(io.brinfo.valid, T_30377) @[rob.scala 489:37] 
    node T_30379 = and(T_30378, T_30286) @[rob.scala 489:62] 
    node T_30381 = eq(T_30288, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_30382 = and(T_30381, T_30379) @[rob.scala 490:10] 
    when T_30382 : @[rob.scala 490:10] 
      node T_30383 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_30384 = and(T_26182[9].br_mask, T_30383) @[rob.scala 492:44] 
      T_26182[9].br_mask <= T_30384 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_30385 = and(io.brinfo.mask, T_26182[10].br_mask) @[util.scala 45:52] 
    node T_30387 = neq(T_30385, UInt<1>("h00")) @[util.scala 45:60] 
    node T_30388 = and(T_23706[10], T_30387) @[rob.scala 481:39] 
    node T_30389 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_30390 = and(T_30389, T_30388) @[rob.scala 484:56] 
    when T_30390 : @[rob.scala 485:10] 
      T_23706[10] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<4>("h0a")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_30479 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_30480 = and(io.brinfo.valid, T_30479) @[rob.scala 489:37] 
    node T_30481 = and(T_30480, T_30388) @[rob.scala 489:62] 
    node T_30483 = eq(T_30390, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_30484 = and(T_30483, T_30481) @[rob.scala 490:10] 
    when T_30484 : @[rob.scala 490:10] 
      node T_30485 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_30486 = and(T_26182[10].br_mask, T_30485) @[rob.scala 492:44] 
      T_26182[10].br_mask <= T_30486 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_30487 = and(io.brinfo.mask, T_26182[11].br_mask) @[util.scala 45:52] 
    node T_30489 = neq(T_30487, UInt<1>("h00")) @[util.scala 45:60] 
    node T_30490 = and(T_23706[11], T_30489) @[rob.scala 481:39] 
    node T_30491 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_30492 = and(T_30491, T_30490) @[rob.scala 484:56] 
    when T_30492 : @[rob.scala 485:10] 
      T_23706[11] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<4>("h0b")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_30581 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_30582 = and(io.brinfo.valid, T_30581) @[rob.scala 489:37] 
    node T_30583 = and(T_30582, T_30490) @[rob.scala 489:62] 
    node T_30585 = eq(T_30492, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_30586 = and(T_30585, T_30583) @[rob.scala 490:10] 
    when T_30586 : @[rob.scala 490:10] 
      node T_30587 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_30588 = and(T_26182[11].br_mask, T_30587) @[rob.scala 492:44] 
      T_26182[11].br_mask <= T_30588 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_30589 = and(io.brinfo.mask, T_26182[12].br_mask) @[util.scala 45:52] 
    node T_30591 = neq(T_30589, UInt<1>("h00")) @[util.scala 45:60] 
    node T_30592 = and(T_23706[12], T_30591) @[rob.scala 481:39] 
    node T_30593 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_30594 = and(T_30593, T_30592) @[rob.scala 484:56] 
    when T_30594 : @[rob.scala 485:10] 
      T_23706[12] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<4>("h0c")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_30683 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_30684 = and(io.brinfo.valid, T_30683) @[rob.scala 489:37] 
    node T_30685 = and(T_30684, T_30592) @[rob.scala 489:62] 
    node T_30687 = eq(T_30594, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_30688 = and(T_30687, T_30685) @[rob.scala 490:10] 
    when T_30688 : @[rob.scala 490:10] 
      node T_30689 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_30690 = and(T_26182[12].br_mask, T_30689) @[rob.scala 492:44] 
      T_26182[12].br_mask <= T_30690 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_30691 = and(io.brinfo.mask, T_26182[13].br_mask) @[util.scala 45:52] 
    node T_30693 = neq(T_30691, UInt<1>("h00")) @[util.scala 45:60] 
    node T_30694 = and(T_23706[13], T_30693) @[rob.scala 481:39] 
    node T_30695 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_30696 = and(T_30695, T_30694) @[rob.scala 484:56] 
    when T_30696 : @[rob.scala 485:10] 
      T_23706[13] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<4>("h0d")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_30785 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_30786 = and(io.brinfo.valid, T_30785) @[rob.scala 489:37] 
    node T_30787 = and(T_30786, T_30694) @[rob.scala 489:62] 
    node T_30789 = eq(T_30696, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_30790 = and(T_30789, T_30787) @[rob.scala 490:10] 
    when T_30790 : @[rob.scala 490:10] 
      node T_30791 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_30792 = and(T_26182[13].br_mask, T_30791) @[rob.scala 492:44] 
      T_26182[13].br_mask <= T_30792 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_30793 = and(io.brinfo.mask, T_26182[14].br_mask) @[util.scala 45:52] 
    node T_30795 = neq(T_30793, UInt<1>("h00")) @[util.scala 45:60] 
    node T_30796 = and(T_23706[14], T_30795) @[rob.scala 481:39] 
    node T_30797 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_30798 = and(T_30797, T_30796) @[rob.scala 484:56] 
    when T_30798 : @[rob.scala 485:10] 
      T_23706[14] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<4>("h0e")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_30887 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_30888 = and(io.brinfo.valid, T_30887) @[rob.scala 489:37] 
    node T_30889 = and(T_30888, T_30796) @[rob.scala 489:62] 
    node T_30891 = eq(T_30798, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_30892 = and(T_30891, T_30889) @[rob.scala 490:10] 
    when T_30892 : @[rob.scala 490:10] 
      node T_30893 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_30894 = and(T_26182[14].br_mask, T_30893) @[rob.scala 492:44] 
      T_26182[14].br_mask <= T_30894 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_30895 = and(io.brinfo.mask, T_26182[15].br_mask) @[util.scala 45:52] 
    node T_30897 = neq(T_30895, UInt<1>("h00")) @[util.scala 45:60] 
    node T_30898 = and(T_23706[15], T_30897) @[rob.scala 481:39] 
    node T_30899 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_30900 = and(T_30899, T_30898) @[rob.scala 484:56] 
    when T_30900 : @[rob.scala 485:10] 
      T_23706[15] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<4>("h0f")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_30989 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_30990 = and(io.brinfo.valid, T_30989) @[rob.scala 489:37] 
    node T_30991 = and(T_30990, T_30898) @[rob.scala 489:62] 
    node T_30993 = eq(T_30900, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_30994 = and(T_30993, T_30991) @[rob.scala 490:10] 
    when T_30994 : @[rob.scala 490:10] 
      node T_30995 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_30996 = and(T_26182[15].br_mask, T_30995) @[rob.scala 492:44] 
      T_26182[15].br_mask <= T_30996 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_30997 = and(io.brinfo.mask, T_26182[16].br_mask) @[util.scala 45:52] 
    node T_30999 = neq(T_30997, UInt<1>("h00")) @[util.scala 45:60] 
    node T_31000 = and(T_23706[16], T_30999) @[rob.scala 481:39] 
    node T_31001 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_31002 = and(T_31001, T_31000) @[rob.scala 484:56] 
    when T_31002 : @[rob.scala 485:10] 
      T_23706[16] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<5>("h010")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_31091 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_31092 = and(io.brinfo.valid, T_31091) @[rob.scala 489:37] 
    node T_31093 = and(T_31092, T_31000) @[rob.scala 489:62] 
    node T_31095 = eq(T_31002, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_31096 = and(T_31095, T_31093) @[rob.scala 490:10] 
    when T_31096 : @[rob.scala 490:10] 
      node T_31097 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_31098 = and(T_26182[16].br_mask, T_31097) @[rob.scala 492:44] 
      T_26182[16].br_mask <= T_31098 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_31099 = and(io.brinfo.mask, T_26182[17].br_mask) @[util.scala 45:52] 
    node T_31101 = neq(T_31099, UInt<1>("h00")) @[util.scala 45:60] 
    node T_31102 = and(T_23706[17], T_31101) @[rob.scala 481:39] 
    node T_31103 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_31104 = and(T_31103, T_31102) @[rob.scala 484:56] 
    when T_31104 : @[rob.scala 485:10] 
      T_23706[17] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<5>("h011")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_31193 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_31194 = and(io.brinfo.valid, T_31193) @[rob.scala 489:37] 
    node T_31195 = and(T_31194, T_31102) @[rob.scala 489:62] 
    node T_31197 = eq(T_31104, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_31198 = and(T_31197, T_31195) @[rob.scala 490:10] 
    when T_31198 : @[rob.scala 490:10] 
      node T_31199 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_31200 = and(T_26182[17].br_mask, T_31199) @[rob.scala 492:44] 
      T_26182[17].br_mask <= T_31200 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_31201 = and(io.brinfo.mask, T_26182[18].br_mask) @[util.scala 45:52] 
    node T_31203 = neq(T_31201, UInt<1>("h00")) @[util.scala 45:60] 
    node T_31204 = and(T_23706[18], T_31203) @[rob.scala 481:39] 
    node T_31205 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_31206 = and(T_31205, T_31204) @[rob.scala 484:56] 
    when T_31206 : @[rob.scala 485:10] 
      T_23706[18] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<5>("h012")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_31295 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_31296 = and(io.brinfo.valid, T_31295) @[rob.scala 489:37] 
    node T_31297 = and(T_31296, T_31204) @[rob.scala 489:62] 
    node T_31299 = eq(T_31206, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_31300 = and(T_31299, T_31297) @[rob.scala 490:10] 
    when T_31300 : @[rob.scala 490:10] 
      node T_31301 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_31302 = and(T_26182[18].br_mask, T_31301) @[rob.scala 492:44] 
      T_26182[18].br_mask <= T_31302 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_31303 = and(io.brinfo.mask, T_26182[19].br_mask) @[util.scala 45:52] 
    node T_31305 = neq(T_31303, UInt<1>("h00")) @[util.scala 45:60] 
    node T_31306 = and(T_23706[19], T_31305) @[rob.scala 481:39] 
    node T_31307 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_31308 = and(T_31307, T_31306) @[rob.scala 484:56] 
    when T_31308 : @[rob.scala 485:10] 
      T_23706[19] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<5>("h013")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_31397 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_31398 = and(io.brinfo.valid, T_31397) @[rob.scala 489:37] 
    node T_31399 = and(T_31398, T_31306) @[rob.scala 489:62] 
    node T_31401 = eq(T_31308, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_31402 = and(T_31401, T_31399) @[rob.scala 490:10] 
    when T_31402 : @[rob.scala 490:10] 
      node T_31403 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_31404 = and(T_26182[19].br_mask, T_31403) @[rob.scala 492:44] 
      T_26182[19].br_mask <= T_31404 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_31405 = and(io.brinfo.mask, T_26182[20].br_mask) @[util.scala 45:52] 
    node T_31407 = neq(T_31405, UInt<1>("h00")) @[util.scala 45:60] 
    node T_31408 = and(T_23706[20], T_31407) @[rob.scala 481:39] 
    node T_31409 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_31410 = and(T_31409, T_31408) @[rob.scala 484:56] 
    when T_31410 : @[rob.scala 485:10] 
      T_23706[20] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<5>("h014")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_31499 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_31500 = and(io.brinfo.valid, T_31499) @[rob.scala 489:37] 
    node T_31501 = and(T_31500, T_31408) @[rob.scala 489:62] 
    node T_31503 = eq(T_31410, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_31504 = and(T_31503, T_31501) @[rob.scala 490:10] 
    when T_31504 : @[rob.scala 490:10] 
      node T_31505 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_31506 = and(T_26182[20].br_mask, T_31505) @[rob.scala 492:44] 
      T_26182[20].br_mask <= T_31506 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_31507 = and(io.brinfo.mask, T_26182[21].br_mask) @[util.scala 45:52] 
    node T_31509 = neq(T_31507, UInt<1>("h00")) @[util.scala 45:60] 
    node T_31510 = and(T_23706[21], T_31509) @[rob.scala 481:39] 
    node T_31511 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_31512 = and(T_31511, T_31510) @[rob.scala 484:56] 
    when T_31512 : @[rob.scala 485:10] 
      T_23706[21] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<5>("h015")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_31601 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_31602 = and(io.brinfo.valid, T_31601) @[rob.scala 489:37] 
    node T_31603 = and(T_31602, T_31510) @[rob.scala 489:62] 
    node T_31605 = eq(T_31512, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_31606 = and(T_31605, T_31603) @[rob.scala 490:10] 
    when T_31606 : @[rob.scala 490:10] 
      node T_31607 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_31608 = and(T_26182[21].br_mask, T_31607) @[rob.scala 492:44] 
      T_26182[21].br_mask <= T_31608 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_31609 = and(io.brinfo.mask, T_26182[22].br_mask) @[util.scala 45:52] 
    node T_31611 = neq(T_31609, UInt<1>("h00")) @[util.scala 45:60] 
    node T_31612 = and(T_23706[22], T_31611) @[rob.scala 481:39] 
    node T_31613 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_31614 = and(T_31613, T_31612) @[rob.scala 484:56] 
    when T_31614 : @[rob.scala 485:10] 
      T_23706[22] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<5>("h016")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_31703 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_31704 = and(io.brinfo.valid, T_31703) @[rob.scala 489:37] 
    node T_31705 = and(T_31704, T_31612) @[rob.scala 489:62] 
    node T_31707 = eq(T_31614, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_31708 = and(T_31707, T_31705) @[rob.scala 490:10] 
    when T_31708 : @[rob.scala 490:10] 
      node T_31709 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_31710 = and(T_26182[22].br_mask, T_31709) @[rob.scala 492:44] 
      T_26182[22].br_mask <= T_31710 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_31711 = and(io.brinfo.mask, T_26182[23].br_mask) @[util.scala 45:52] 
    node T_31713 = neq(T_31711, UInt<1>("h00")) @[util.scala 45:60] 
    node T_31714 = and(T_23706[23], T_31713) @[rob.scala 481:39] 
    node T_31715 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_31716 = and(T_31715, T_31714) @[rob.scala 484:56] 
    when T_31716 : @[rob.scala 485:10] 
      T_23706[23] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_26182[UInt<5>("h017")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_31805 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_31806 = and(io.brinfo.valid, T_31805) @[rob.scala 489:37] 
    node T_31807 = and(T_31806, T_31714) @[rob.scala 489:62] 
    node T_31809 = eq(T_31716, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_31810 = and(T_31809, T_31807) @[rob.scala 490:10] 
    when T_31810 : @[rob.scala 490:10] 
      node T_31811 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_31812 = and(T_26182[23].br_mask, T_31811) @[rob.scala 492:44] 
      T_26182[23].br_mask <= T_31812 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    when will_commit[0] : @[rob.scala 499:7] 
      T_23706[rob_head] <= UInt<1>("h00") @[rob.scala 500:28] 
      skip @[rob.scala 499:7] 
    rob_head_vals[0] <= T_23706[rob_head] @[rob.scala 505:28] 
    infer mport T_31814 = T_28314[rob_head], clk
    rob_head_fflags[0] <= T_31814 @[rob.scala 506:28] 
    rob_head_is_store[0] <= T_26182[rob_head].is_store @[rob.scala 507:28] 
    rob_head_is_load[0] <= T_26182[rob_head].is_load @[rob.scala 508:28] 
    node T_31986 = dshr(io.get_pc.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_31988 = eq(T_31986, UInt<5>("h017")) @[util.scala 75:28] 
    node T_31991 = add(T_31986, UInt<1>("h01")) @[util.scala 76:35] 
    node T_31992 = tail(T_31991, 1) @[util.scala 76:35] 
    node T_31993 = mux(T_31988, UInt<1>("h00"), T_31992) @[util.scala 76:13] 
    rob_brt_vals[0] <= T_23706[T_31993] @[rob.scala 509:28] 
    when will_commit[0] : @[rob.scala 514:7] 
      T_26182[rob_head].inst <= UInt<32>("h04033") @[rob.scala 515:33] 
      skip @[rob.scala 514:7] 
    node T_32079 = eq(rob_state, UInt<2>("h02")) @[rob.scala 517:28] 
    node T_32081 = eq(will_commit[0], UInt<1>("h00")) @[rob.scala 514:7] 
    node T_32082 = and(T_32081, T_32079) @[rob.scala 518:7] 
    when T_32082 : @[rob.scala 518:7] 
      T_26182[rob_tail].inst <= UInt<32>("h04033") @[rob.scala 519:33] 
      skip @[rob.scala 518:7] 
    node T_32168 = bits(io.wb_resps[0].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_32170 = eq(T_32168, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_32171 = and(io.debug_wb_valids[0], T_32170) @[rob.scala 529:38] 
    when T_32171 : @[rob.scala 530:10] 
      node T_32173 = dshr(io.wb_resps[0].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_26182[T_32173].debug_wdata <= io.debug_wb_wdata[0] @[rob.scala 531:53] 
      skip @[rob.scala 530:10] 
    node T_32260 = dshr(io.wb_resps[0].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_32346 = bits(io.wb_resps[0].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_32348 = eq(T_32346, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_32349 = and(io.wb_resps[0].valid, T_32348) @[rob.scala 535:41] 
    node T_32351 = dshr(io.wb_resps[0].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_32353 = eq(T_23706[T_32351], UInt<1>("h00")) @[rob.scala 536:22] 
    node T_32354 = and(T_32349, T_32353) @[rob.scala 535:75] 
    node T_32356 = eq(T_32354, UInt<1>("h00")) @[rob.scala 535:18] 
    node T_32357 = or(T_32356, reset) @[rob.scala 535:17] 
    node T_32359 = eq(T_32357, UInt<1>("h00")) @[rob.scala 535:17] 
    when T_32359 : @[rob.scala 535:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 535:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 535:17] 
      skip @[rob.scala 535:17] 
    node T_32360 = bits(io.wb_resps[0].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_32362 = eq(T_32360, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_32363 = and(io.wb_resps[0].valid, T_32362) @[rob.scala 538:41] 
    node T_32364 = and(T_32363, T_26182[T_32260].ldst_val) @[rob.scala 538:75] 
    node T_32365 = neq(T_26182[T_32260].pdst, io.wb_resps[0].bits.uop.pdst) @[rob.scala 539:54] 
    node T_32366 = and(T_32364, T_32365) @[rob.scala 539:37] 
    node T_32368 = eq(T_32366, UInt<1>("h00")) @[rob.scala 538:18] 
    node T_32369 = or(T_32368, reset) @[rob.scala 538:17] 
    node T_32371 = eq(T_32369, UInt<1>("h00")) @[rob.scala 538:17] 
    when T_32371 : @[rob.scala 538:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 538:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 538:17] 
      skip @[rob.scala 538:17] 
    node T_32372 = bits(io.wb_resps[1].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_32374 = eq(T_32372, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_32375 = and(io.debug_wb_valids[1], T_32374) @[rob.scala 529:38] 
    when T_32375 : @[rob.scala 530:10] 
      node T_32377 = dshr(io.wb_resps[1].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_26182[T_32377].debug_wdata <= io.debug_wb_wdata[1] @[rob.scala 531:53] 
      skip @[rob.scala 530:10] 
    node T_32464 = dshr(io.wb_resps[1].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_32550 = bits(io.wb_resps[1].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_32552 = eq(T_32550, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_32553 = and(io.wb_resps[1].valid, T_32552) @[rob.scala 535:41] 
    node T_32555 = dshr(io.wb_resps[1].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_32557 = eq(T_23706[T_32555], UInt<1>("h00")) @[rob.scala 536:22] 
    node T_32558 = and(T_32553, T_32557) @[rob.scala 535:75] 
    node T_32560 = eq(T_32558, UInt<1>("h00")) @[rob.scala 535:18] 
    node T_32561 = or(T_32560, reset) @[rob.scala 535:17] 
    node T_32563 = eq(T_32561, UInt<1>("h00")) @[rob.scala 535:17] 
    when T_32563 : @[rob.scala 535:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 535:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 535:17] 
      skip @[rob.scala 535:17] 
    node T_32564 = bits(io.wb_resps[1].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_32566 = eq(T_32564, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_32567 = and(io.wb_resps[1].valid, T_32566) @[rob.scala 538:41] 
    node T_32568 = and(T_32567, T_26182[T_32464].ldst_val) @[rob.scala 538:75] 
    node T_32569 = neq(T_26182[T_32464].pdst, io.wb_resps[1].bits.uop.pdst) @[rob.scala 539:54] 
    node T_32570 = and(T_32568, T_32569) @[rob.scala 539:37] 
    node T_32572 = eq(T_32570, UInt<1>("h00")) @[rob.scala 538:18] 
    node T_32573 = or(T_32572, reset) @[rob.scala 538:17] 
    node T_32575 = eq(T_32573, UInt<1>("h00")) @[rob.scala 538:17] 
    when T_32575 : @[rob.scala 538:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 538:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 538:17] 
      skip @[rob.scala 538:17] 
    node T_32576 = bits(io.wb_resps[2].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_32578 = eq(T_32576, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_32579 = and(io.debug_wb_valids[2], T_32578) @[rob.scala 529:38] 
    when T_32579 : @[rob.scala 530:10] 
      node T_32581 = dshr(io.wb_resps[2].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_26182[T_32581].debug_wdata <= io.debug_wb_wdata[2] @[rob.scala 531:53] 
      skip @[rob.scala 530:10] 
    node T_32668 = dshr(io.wb_resps[2].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_32754 = bits(io.wb_resps[2].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_32756 = eq(T_32754, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_32757 = and(io.wb_resps[2].valid, T_32756) @[rob.scala 535:41] 
    node T_32759 = dshr(io.wb_resps[2].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_32761 = eq(T_23706[T_32759], UInt<1>("h00")) @[rob.scala 536:22] 
    node T_32762 = and(T_32757, T_32761) @[rob.scala 535:75] 
    node T_32764 = eq(T_32762, UInt<1>("h00")) @[rob.scala 535:18] 
    node T_32765 = or(T_32764, reset) @[rob.scala 535:17] 
    node T_32767 = eq(T_32765, UInt<1>("h00")) @[rob.scala 535:17] 
    when T_32767 : @[rob.scala 535:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 535:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 535:17] 
      skip @[rob.scala 535:17] 
    node T_32768 = bits(io.wb_resps[2].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_32770 = eq(T_32768, UInt<1>("h00")) @[rob.scala 331:55] 
    node T_32771 = and(io.wb_resps[2].valid, T_32770) @[rob.scala 538:41] 
    node T_32772 = and(T_32771, T_26182[T_32668].ldst_val) @[rob.scala 538:75] 
    node T_32773 = neq(T_26182[T_32668].pdst, io.wb_resps[2].bits.uop.pdst) @[rob.scala 539:54] 
    node T_32774 = and(T_32772, T_32773) @[rob.scala 539:37] 
    node T_32776 = eq(T_32774, UInt<1>("h00")) @[rob.scala 538:18] 
    node T_32777 = or(T_32776, reset) @[rob.scala 538:17] 
    node T_32779 = eq(T_32777, UInt<1>("h00")) @[rob.scala 538:17] 
    when T_32779 : @[rob.scala 538:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 538:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 538:17] 
      skip @[rob.scala 538:17] 
    io.com_uops[0].debug_wdata <= T_26182[rob_head].debug_wdata @[rob.scala 542:34] 
    debug_entry[0].valid <= T_23706[0] @[rob.scala 551:44] 
    infer mport T_32866 = T_23710[UInt<1>("h00")], clk
    debug_entry[0].busy <= T_32866 @[rob.scala 552:43] 
    debug_entry[0].uop <- T_26182[UInt<1>("h00")] @[rob.scala 553:42] 
    wire T_32955 : UInt<64> @[rob.scala 899:26] 
    T_32955 is invalid @[rob.scala 899:26] 
    node T_32957 = dshr(UInt<5>("h00"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_32958 = T_23555[T_32957], clk
    node T_32960 = dshl(T_32958, UInt<2>("h03")) @[rob.scala 900:45] 
    T_32955 <= T_32960 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_32963 = dshr(UInt<5>("h00"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_32964 = T_23558[T_32963], clk
      node T_32966 = dshl(T_32964, UInt<2>("h03")) @[rob.scala 904:48] 
      T_32955 <= T_32966 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_32967 = bits(T_32955, 39, 0) @[rob.scala 906:20] 
    node T_32968 = bits(T_32967, 39, 39) @[util.scala 114:43] 
    node T_32969 = bits(T_32968, 0, 0) @[Bitwise.scala 33:15] 
    node T_32972 = mux(T_32969, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_32973 = cat(T_32972, T_32967) @[Cat.scala 20:58] 
    node T_32975 = add(T_32973, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_32976 = tail(T_32975, 1) @[rob.scala 554:94] 
    debug_entry[0].uop.pc <= T_32976 @[rob.scala 554:45] 
    infer mport T_32978 = T_28311[UInt<1>("h00")], clk
    debug_entry[0].exception <= T_32978 @[rob.scala 555:48] 
    debug_entry[2].valid <= T_23706[1] @[rob.scala 551:44] 
    infer mport T_32980 = T_23710[UInt<1>("h01")], clk
    debug_entry[2].busy <= T_32980 @[rob.scala 552:43] 
    debug_entry[2].uop <- T_26182[UInt<1>("h01")] @[rob.scala 553:42] 
    wire T_33069 : UInt<64> @[rob.scala 899:26] 
    T_33069 is invalid @[rob.scala 899:26] 
    node T_33071 = dshr(UInt<5>("h01"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_33072 = T_23555[T_33071], clk
    node T_33074 = dshl(T_33072, UInt<2>("h03")) @[rob.scala 900:45] 
    T_33069 <= T_33074 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_33077 = dshr(UInt<5>("h01"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_33078 = T_23558[T_33077], clk
      node T_33080 = dshl(T_33078, UInt<2>("h03")) @[rob.scala 904:48] 
      T_33069 <= T_33080 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_33081 = bits(T_33069, 39, 0) @[rob.scala 906:20] 
    node T_33082 = bits(T_33081, 39, 39) @[util.scala 114:43] 
    node T_33083 = bits(T_33082, 0, 0) @[Bitwise.scala 33:15] 
    node T_33086 = mux(T_33083, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_33087 = cat(T_33086, T_33081) @[Cat.scala 20:58] 
    node T_33089 = add(T_33087, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_33090 = tail(T_33089, 1) @[rob.scala 554:94] 
    debug_entry[2].uop.pc <= T_33090 @[rob.scala 554:45] 
    infer mport T_33092 = T_28311[UInt<1>("h01")], clk
    debug_entry[2].exception <= T_33092 @[rob.scala 555:48] 
    debug_entry[4].valid <= T_23706[2] @[rob.scala 551:44] 
    infer mport T_33094 = T_23710[UInt<2>("h02")], clk
    debug_entry[4].busy <= T_33094 @[rob.scala 552:43] 
    debug_entry[4].uop <- T_26182[UInt<2>("h02")] @[rob.scala 553:42] 
    wire T_33183 : UInt<64> @[rob.scala 899:26] 
    T_33183 is invalid @[rob.scala 899:26] 
    node T_33185 = dshr(UInt<5>("h02"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_33186 = T_23555[T_33185], clk
    node T_33188 = dshl(T_33186, UInt<2>("h03")) @[rob.scala 900:45] 
    T_33183 <= T_33188 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_33191 = dshr(UInt<5>("h02"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_33192 = T_23558[T_33191], clk
      node T_33194 = dshl(T_33192, UInt<2>("h03")) @[rob.scala 904:48] 
      T_33183 <= T_33194 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_33195 = bits(T_33183, 39, 0) @[rob.scala 906:20] 
    node T_33196 = bits(T_33195, 39, 39) @[util.scala 114:43] 
    node T_33197 = bits(T_33196, 0, 0) @[Bitwise.scala 33:15] 
    node T_33200 = mux(T_33197, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_33201 = cat(T_33200, T_33195) @[Cat.scala 20:58] 
    node T_33203 = add(T_33201, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_33204 = tail(T_33203, 1) @[rob.scala 554:94] 
    debug_entry[4].uop.pc <= T_33204 @[rob.scala 554:45] 
    infer mport T_33206 = T_28311[UInt<2>("h02")], clk
    debug_entry[4].exception <= T_33206 @[rob.scala 555:48] 
    debug_entry[6].valid <= T_23706[3] @[rob.scala 551:44] 
    infer mport T_33208 = T_23710[UInt<2>("h03")], clk
    debug_entry[6].busy <= T_33208 @[rob.scala 552:43] 
    debug_entry[6].uop <- T_26182[UInt<2>("h03")] @[rob.scala 553:42] 
    wire T_33297 : UInt<64> @[rob.scala 899:26] 
    T_33297 is invalid @[rob.scala 899:26] 
    node T_33299 = dshr(UInt<5>("h03"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_33300 = T_23555[T_33299], clk
    node T_33302 = dshl(T_33300, UInt<2>("h03")) @[rob.scala 900:45] 
    T_33297 <= T_33302 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_33305 = dshr(UInt<5>("h03"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_33306 = T_23558[T_33305], clk
      node T_33308 = dshl(T_33306, UInt<2>("h03")) @[rob.scala 904:48] 
      T_33297 <= T_33308 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_33309 = bits(T_33297, 39, 0) @[rob.scala 906:20] 
    node T_33310 = bits(T_33309, 39, 39) @[util.scala 114:43] 
    node T_33311 = bits(T_33310, 0, 0) @[Bitwise.scala 33:15] 
    node T_33314 = mux(T_33311, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_33315 = cat(T_33314, T_33309) @[Cat.scala 20:58] 
    node T_33317 = add(T_33315, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_33318 = tail(T_33317, 1) @[rob.scala 554:94] 
    debug_entry[6].uop.pc <= T_33318 @[rob.scala 554:45] 
    infer mport T_33320 = T_28311[UInt<2>("h03")], clk
    debug_entry[6].exception <= T_33320 @[rob.scala 555:48] 
    debug_entry[8].valid <= T_23706[4] @[rob.scala 551:44] 
    infer mport T_33322 = T_23710[UInt<3>("h04")], clk
    debug_entry[8].busy <= T_33322 @[rob.scala 552:43] 
    debug_entry[8].uop <- T_26182[UInt<3>("h04")] @[rob.scala 553:42] 
    wire T_33411 : UInt<64> @[rob.scala 899:26] 
    T_33411 is invalid @[rob.scala 899:26] 
    node T_33413 = dshr(UInt<5>("h04"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_33414 = T_23555[T_33413], clk
    node T_33416 = dshl(T_33414, UInt<2>("h03")) @[rob.scala 900:45] 
    T_33411 <= T_33416 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_33419 = dshr(UInt<5>("h04"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_33420 = T_23558[T_33419], clk
      node T_33422 = dshl(T_33420, UInt<2>("h03")) @[rob.scala 904:48] 
      T_33411 <= T_33422 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_33423 = bits(T_33411, 39, 0) @[rob.scala 906:20] 
    node T_33424 = bits(T_33423, 39, 39) @[util.scala 114:43] 
    node T_33425 = bits(T_33424, 0, 0) @[Bitwise.scala 33:15] 
    node T_33428 = mux(T_33425, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_33429 = cat(T_33428, T_33423) @[Cat.scala 20:58] 
    node T_33431 = add(T_33429, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_33432 = tail(T_33431, 1) @[rob.scala 554:94] 
    debug_entry[8].uop.pc <= T_33432 @[rob.scala 554:45] 
    infer mport T_33434 = T_28311[UInt<3>("h04")], clk
    debug_entry[8].exception <= T_33434 @[rob.scala 555:48] 
    debug_entry[10].valid <= T_23706[5] @[rob.scala 551:44] 
    infer mport T_33436 = T_23710[UInt<3>("h05")], clk
    debug_entry[10].busy <= T_33436 @[rob.scala 552:43] 
    debug_entry[10].uop <- T_26182[UInt<3>("h05")] @[rob.scala 553:42] 
    wire T_33525 : UInt<64> @[rob.scala 899:26] 
    T_33525 is invalid @[rob.scala 899:26] 
    node T_33527 = dshr(UInt<5>("h05"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_33528 = T_23555[T_33527], clk
    node T_33530 = dshl(T_33528, UInt<2>("h03")) @[rob.scala 900:45] 
    T_33525 <= T_33530 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_33533 = dshr(UInt<5>("h05"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_33534 = T_23558[T_33533], clk
      node T_33536 = dshl(T_33534, UInt<2>("h03")) @[rob.scala 904:48] 
      T_33525 <= T_33536 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_33537 = bits(T_33525, 39, 0) @[rob.scala 906:20] 
    node T_33538 = bits(T_33537, 39, 39) @[util.scala 114:43] 
    node T_33539 = bits(T_33538, 0, 0) @[Bitwise.scala 33:15] 
    node T_33542 = mux(T_33539, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_33543 = cat(T_33542, T_33537) @[Cat.scala 20:58] 
    node T_33545 = add(T_33543, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_33546 = tail(T_33545, 1) @[rob.scala 554:94] 
    debug_entry[10].uop.pc <= T_33546 @[rob.scala 554:45] 
    infer mport T_33548 = T_28311[UInt<3>("h05")], clk
    debug_entry[10].exception <= T_33548 @[rob.scala 555:48] 
    debug_entry[12].valid <= T_23706[6] @[rob.scala 551:44] 
    infer mport T_33550 = T_23710[UInt<3>("h06")], clk
    debug_entry[12].busy <= T_33550 @[rob.scala 552:43] 
    debug_entry[12].uop <- T_26182[UInt<3>("h06")] @[rob.scala 553:42] 
    wire T_33639 : UInt<64> @[rob.scala 899:26] 
    T_33639 is invalid @[rob.scala 899:26] 
    node T_33641 = dshr(UInt<5>("h06"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_33642 = T_23555[T_33641], clk
    node T_33644 = dshl(T_33642, UInt<2>("h03")) @[rob.scala 900:45] 
    T_33639 <= T_33644 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_33647 = dshr(UInt<5>("h06"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_33648 = T_23558[T_33647], clk
      node T_33650 = dshl(T_33648, UInt<2>("h03")) @[rob.scala 904:48] 
      T_33639 <= T_33650 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_33651 = bits(T_33639, 39, 0) @[rob.scala 906:20] 
    node T_33652 = bits(T_33651, 39, 39) @[util.scala 114:43] 
    node T_33653 = bits(T_33652, 0, 0) @[Bitwise.scala 33:15] 
    node T_33656 = mux(T_33653, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_33657 = cat(T_33656, T_33651) @[Cat.scala 20:58] 
    node T_33659 = add(T_33657, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_33660 = tail(T_33659, 1) @[rob.scala 554:94] 
    debug_entry[12].uop.pc <= T_33660 @[rob.scala 554:45] 
    infer mport T_33662 = T_28311[UInt<3>("h06")], clk
    debug_entry[12].exception <= T_33662 @[rob.scala 555:48] 
    debug_entry[14].valid <= T_23706[7] @[rob.scala 551:44] 
    infer mport T_33664 = T_23710[UInt<3>("h07")], clk
    debug_entry[14].busy <= T_33664 @[rob.scala 552:43] 
    debug_entry[14].uop <- T_26182[UInt<3>("h07")] @[rob.scala 553:42] 
    wire T_33753 : UInt<64> @[rob.scala 899:26] 
    T_33753 is invalid @[rob.scala 899:26] 
    node T_33755 = dshr(UInt<5>("h07"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_33756 = T_23555[T_33755], clk
    node T_33758 = dshl(T_33756, UInt<2>("h03")) @[rob.scala 900:45] 
    T_33753 <= T_33758 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_33761 = dshr(UInt<5>("h07"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_33762 = T_23558[T_33761], clk
      node T_33764 = dshl(T_33762, UInt<2>("h03")) @[rob.scala 904:48] 
      T_33753 <= T_33764 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_33765 = bits(T_33753, 39, 0) @[rob.scala 906:20] 
    node T_33766 = bits(T_33765, 39, 39) @[util.scala 114:43] 
    node T_33767 = bits(T_33766, 0, 0) @[Bitwise.scala 33:15] 
    node T_33770 = mux(T_33767, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_33771 = cat(T_33770, T_33765) @[Cat.scala 20:58] 
    node T_33773 = add(T_33771, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_33774 = tail(T_33773, 1) @[rob.scala 554:94] 
    debug_entry[14].uop.pc <= T_33774 @[rob.scala 554:45] 
    infer mport T_33776 = T_28311[UInt<3>("h07")], clk
    debug_entry[14].exception <= T_33776 @[rob.scala 555:48] 
    debug_entry[16].valid <= T_23706[8] @[rob.scala 551:44] 
    infer mport T_33778 = T_23710[UInt<4>("h08")], clk
    debug_entry[16].busy <= T_33778 @[rob.scala 552:43] 
    debug_entry[16].uop <- T_26182[UInt<4>("h08")] @[rob.scala 553:42] 
    wire T_33867 : UInt<64> @[rob.scala 899:26] 
    T_33867 is invalid @[rob.scala 899:26] 
    node T_33869 = dshr(UInt<5>("h08"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_33870 = T_23555[T_33869], clk
    node T_33872 = dshl(T_33870, UInt<2>("h03")) @[rob.scala 900:45] 
    T_33867 <= T_33872 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_33875 = dshr(UInt<5>("h08"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_33876 = T_23558[T_33875], clk
      node T_33878 = dshl(T_33876, UInt<2>("h03")) @[rob.scala 904:48] 
      T_33867 <= T_33878 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_33879 = bits(T_33867, 39, 0) @[rob.scala 906:20] 
    node T_33880 = bits(T_33879, 39, 39) @[util.scala 114:43] 
    node T_33881 = bits(T_33880, 0, 0) @[Bitwise.scala 33:15] 
    node T_33884 = mux(T_33881, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_33885 = cat(T_33884, T_33879) @[Cat.scala 20:58] 
    node T_33887 = add(T_33885, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_33888 = tail(T_33887, 1) @[rob.scala 554:94] 
    debug_entry[16].uop.pc <= T_33888 @[rob.scala 554:45] 
    infer mport T_33890 = T_28311[UInt<4>("h08")], clk
    debug_entry[16].exception <= T_33890 @[rob.scala 555:48] 
    debug_entry[18].valid <= T_23706[9] @[rob.scala 551:44] 
    infer mport T_33892 = T_23710[UInt<4>("h09")], clk
    debug_entry[18].busy <= T_33892 @[rob.scala 552:43] 
    debug_entry[18].uop <- T_26182[UInt<4>("h09")] @[rob.scala 553:42] 
    wire T_33981 : UInt<64> @[rob.scala 899:26] 
    T_33981 is invalid @[rob.scala 899:26] 
    node T_33983 = dshr(UInt<5>("h09"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_33984 = T_23555[T_33983], clk
    node T_33986 = dshl(T_33984, UInt<2>("h03")) @[rob.scala 900:45] 
    T_33981 <= T_33986 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_33989 = dshr(UInt<5>("h09"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_33990 = T_23558[T_33989], clk
      node T_33992 = dshl(T_33990, UInt<2>("h03")) @[rob.scala 904:48] 
      T_33981 <= T_33992 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_33993 = bits(T_33981, 39, 0) @[rob.scala 906:20] 
    node T_33994 = bits(T_33993, 39, 39) @[util.scala 114:43] 
    node T_33995 = bits(T_33994, 0, 0) @[Bitwise.scala 33:15] 
    node T_33998 = mux(T_33995, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_33999 = cat(T_33998, T_33993) @[Cat.scala 20:58] 
    node T_34001 = add(T_33999, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_34002 = tail(T_34001, 1) @[rob.scala 554:94] 
    debug_entry[18].uop.pc <= T_34002 @[rob.scala 554:45] 
    infer mport T_34004 = T_28311[UInt<4>("h09")], clk
    debug_entry[18].exception <= T_34004 @[rob.scala 555:48] 
    debug_entry[20].valid <= T_23706[10] @[rob.scala 551:44] 
    infer mport T_34006 = T_23710[UInt<4>("h0a")], clk
    debug_entry[20].busy <= T_34006 @[rob.scala 552:43] 
    debug_entry[20].uop <- T_26182[UInt<4>("h0a")] @[rob.scala 553:42] 
    wire T_34095 : UInt<64> @[rob.scala 899:26] 
    T_34095 is invalid @[rob.scala 899:26] 
    node T_34097 = dshr(UInt<5>("h0a"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_34098 = T_23555[T_34097], clk
    node T_34100 = dshl(T_34098, UInt<2>("h03")) @[rob.scala 900:45] 
    T_34095 <= T_34100 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_34103 = dshr(UInt<5>("h0a"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_34104 = T_23558[T_34103], clk
      node T_34106 = dshl(T_34104, UInt<2>("h03")) @[rob.scala 904:48] 
      T_34095 <= T_34106 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_34107 = bits(T_34095, 39, 0) @[rob.scala 906:20] 
    node T_34108 = bits(T_34107, 39, 39) @[util.scala 114:43] 
    node T_34109 = bits(T_34108, 0, 0) @[Bitwise.scala 33:15] 
    node T_34112 = mux(T_34109, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_34113 = cat(T_34112, T_34107) @[Cat.scala 20:58] 
    node T_34115 = add(T_34113, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_34116 = tail(T_34115, 1) @[rob.scala 554:94] 
    debug_entry[20].uop.pc <= T_34116 @[rob.scala 554:45] 
    infer mport T_34118 = T_28311[UInt<4>("h0a")], clk
    debug_entry[20].exception <= T_34118 @[rob.scala 555:48] 
    debug_entry[22].valid <= T_23706[11] @[rob.scala 551:44] 
    infer mport T_34120 = T_23710[UInt<4>("h0b")], clk
    debug_entry[22].busy <= T_34120 @[rob.scala 552:43] 
    debug_entry[22].uop <- T_26182[UInt<4>("h0b")] @[rob.scala 553:42] 
    wire T_34209 : UInt<64> @[rob.scala 899:26] 
    T_34209 is invalid @[rob.scala 899:26] 
    node T_34211 = dshr(UInt<5>("h0b"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_34212 = T_23555[T_34211], clk
    node T_34214 = dshl(T_34212, UInt<2>("h03")) @[rob.scala 900:45] 
    T_34209 <= T_34214 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_34217 = dshr(UInt<5>("h0b"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_34218 = T_23558[T_34217], clk
      node T_34220 = dshl(T_34218, UInt<2>("h03")) @[rob.scala 904:48] 
      T_34209 <= T_34220 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_34221 = bits(T_34209, 39, 0) @[rob.scala 906:20] 
    node T_34222 = bits(T_34221, 39, 39) @[util.scala 114:43] 
    node T_34223 = bits(T_34222, 0, 0) @[Bitwise.scala 33:15] 
    node T_34226 = mux(T_34223, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_34227 = cat(T_34226, T_34221) @[Cat.scala 20:58] 
    node T_34229 = add(T_34227, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_34230 = tail(T_34229, 1) @[rob.scala 554:94] 
    debug_entry[22].uop.pc <= T_34230 @[rob.scala 554:45] 
    infer mport T_34232 = T_28311[UInt<4>("h0b")], clk
    debug_entry[22].exception <= T_34232 @[rob.scala 555:48] 
    debug_entry[24].valid <= T_23706[12] @[rob.scala 551:44] 
    infer mport T_34234 = T_23710[UInt<4>("h0c")], clk
    debug_entry[24].busy <= T_34234 @[rob.scala 552:43] 
    debug_entry[24].uop <- T_26182[UInt<4>("h0c")] @[rob.scala 553:42] 
    wire T_34323 : UInt<64> @[rob.scala 899:26] 
    T_34323 is invalid @[rob.scala 899:26] 
    node T_34325 = dshr(UInt<5>("h0c"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_34326 = T_23555[T_34325], clk
    node T_34328 = dshl(T_34326, UInt<2>("h03")) @[rob.scala 900:45] 
    T_34323 <= T_34328 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_34331 = dshr(UInt<5>("h0c"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_34332 = T_23558[T_34331], clk
      node T_34334 = dshl(T_34332, UInt<2>("h03")) @[rob.scala 904:48] 
      T_34323 <= T_34334 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_34335 = bits(T_34323, 39, 0) @[rob.scala 906:20] 
    node T_34336 = bits(T_34335, 39, 39) @[util.scala 114:43] 
    node T_34337 = bits(T_34336, 0, 0) @[Bitwise.scala 33:15] 
    node T_34340 = mux(T_34337, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_34341 = cat(T_34340, T_34335) @[Cat.scala 20:58] 
    node T_34343 = add(T_34341, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_34344 = tail(T_34343, 1) @[rob.scala 554:94] 
    debug_entry[24].uop.pc <= T_34344 @[rob.scala 554:45] 
    infer mport T_34346 = T_28311[UInt<4>("h0c")], clk
    debug_entry[24].exception <= T_34346 @[rob.scala 555:48] 
    debug_entry[26].valid <= T_23706[13] @[rob.scala 551:44] 
    infer mport T_34348 = T_23710[UInt<4>("h0d")], clk
    debug_entry[26].busy <= T_34348 @[rob.scala 552:43] 
    debug_entry[26].uop <- T_26182[UInt<4>("h0d")] @[rob.scala 553:42] 
    wire T_34437 : UInt<64> @[rob.scala 899:26] 
    T_34437 is invalid @[rob.scala 899:26] 
    node T_34439 = dshr(UInt<5>("h0d"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_34440 = T_23555[T_34439], clk
    node T_34442 = dshl(T_34440, UInt<2>("h03")) @[rob.scala 900:45] 
    T_34437 <= T_34442 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_34445 = dshr(UInt<5>("h0d"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_34446 = T_23558[T_34445], clk
      node T_34448 = dshl(T_34446, UInt<2>("h03")) @[rob.scala 904:48] 
      T_34437 <= T_34448 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_34449 = bits(T_34437, 39, 0) @[rob.scala 906:20] 
    node T_34450 = bits(T_34449, 39, 39) @[util.scala 114:43] 
    node T_34451 = bits(T_34450, 0, 0) @[Bitwise.scala 33:15] 
    node T_34454 = mux(T_34451, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_34455 = cat(T_34454, T_34449) @[Cat.scala 20:58] 
    node T_34457 = add(T_34455, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_34458 = tail(T_34457, 1) @[rob.scala 554:94] 
    debug_entry[26].uop.pc <= T_34458 @[rob.scala 554:45] 
    infer mport T_34460 = T_28311[UInt<4>("h0d")], clk
    debug_entry[26].exception <= T_34460 @[rob.scala 555:48] 
    debug_entry[28].valid <= T_23706[14] @[rob.scala 551:44] 
    infer mport T_34462 = T_23710[UInt<4>("h0e")], clk
    debug_entry[28].busy <= T_34462 @[rob.scala 552:43] 
    debug_entry[28].uop <- T_26182[UInt<4>("h0e")] @[rob.scala 553:42] 
    wire T_34551 : UInt<64> @[rob.scala 899:26] 
    T_34551 is invalid @[rob.scala 899:26] 
    node T_34553 = dshr(UInt<5>("h0e"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_34554 = T_23555[T_34553], clk
    node T_34556 = dshl(T_34554, UInt<2>("h03")) @[rob.scala 900:45] 
    T_34551 <= T_34556 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_34559 = dshr(UInt<5>("h0e"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_34560 = T_23558[T_34559], clk
      node T_34562 = dshl(T_34560, UInt<2>("h03")) @[rob.scala 904:48] 
      T_34551 <= T_34562 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_34563 = bits(T_34551, 39, 0) @[rob.scala 906:20] 
    node T_34564 = bits(T_34563, 39, 39) @[util.scala 114:43] 
    node T_34565 = bits(T_34564, 0, 0) @[Bitwise.scala 33:15] 
    node T_34568 = mux(T_34565, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_34569 = cat(T_34568, T_34563) @[Cat.scala 20:58] 
    node T_34571 = add(T_34569, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_34572 = tail(T_34571, 1) @[rob.scala 554:94] 
    debug_entry[28].uop.pc <= T_34572 @[rob.scala 554:45] 
    infer mport T_34574 = T_28311[UInt<4>("h0e")], clk
    debug_entry[28].exception <= T_34574 @[rob.scala 555:48] 
    debug_entry[30].valid <= T_23706[15] @[rob.scala 551:44] 
    infer mport T_34576 = T_23710[UInt<4>("h0f")], clk
    debug_entry[30].busy <= T_34576 @[rob.scala 552:43] 
    debug_entry[30].uop <- T_26182[UInt<4>("h0f")] @[rob.scala 553:42] 
    wire T_34665 : UInt<64> @[rob.scala 899:26] 
    T_34665 is invalid @[rob.scala 899:26] 
    node T_34667 = dshr(UInt<5>("h0f"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_34668 = T_23555[T_34667], clk
    node T_34670 = dshl(T_34668, UInt<2>("h03")) @[rob.scala 900:45] 
    T_34665 <= T_34670 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_34673 = dshr(UInt<5>("h0f"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_34674 = T_23558[T_34673], clk
      node T_34676 = dshl(T_34674, UInt<2>("h03")) @[rob.scala 904:48] 
      T_34665 <= T_34676 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_34677 = bits(T_34665, 39, 0) @[rob.scala 906:20] 
    node T_34678 = bits(T_34677, 39, 39) @[util.scala 114:43] 
    node T_34679 = bits(T_34678, 0, 0) @[Bitwise.scala 33:15] 
    node T_34682 = mux(T_34679, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_34683 = cat(T_34682, T_34677) @[Cat.scala 20:58] 
    node T_34685 = add(T_34683, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_34686 = tail(T_34685, 1) @[rob.scala 554:94] 
    debug_entry[30].uop.pc <= T_34686 @[rob.scala 554:45] 
    infer mport T_34688 = T_28311[UInt<4>("h0f")], clk
    debug_entry[30].exception <= T_34688 @[rob.scala 555:48] 
    debug_entry[32].valid <= T_23706[16] @[rob.scala 551:44] 
    infer mport T_34690 = T_23710[UInt<5>("h010")], clk
    debug_entry[32].busy <= T_34690 @[rob.scala 552:43] 
    debug_entry[32].uop <- T_26182[UInt<5>("h010")] @[rob.scala 553:42] 
    wire T_34779 : UInt<64> @[rob.scala 899:26] 
    T_34779 is invalid @[rob.scala 899:26] 
    node T_34781 = dshr(UInt<5>("h010"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_34782 = T_23555[T_34781], clk
    node T_34784 = dshl(T_34782, UInt<2>("h03")) @[rob.scala 900:45] 
    T_34779 <= T_34784 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_34787 = dshr(UInt<5>("h010"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_34788 = T_23558[T_34787], clk
      node T_34790 = dshl(T_34788, UInt<2>("h03")) @[rob.scala 904:48] 
      T_34779 <= T_34790 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_34791 = bits(T_34779, 39, 0) @[rob.scala 906:20] 
    node T_34792 = bits(T_34791, 39, 39) @[util.scala 114:43] 
    node T_34793 = bits(T_34792, 0, 0) @[Bitwise.scala 33:15] 
    node T_34796 = mux(T_34793, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_34797 = cat(T_34796, T_34791) @[Cat.scala 20:58] 
    node T_34799 = add(T_34797, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_34800 = tail(T_34799, 1) @[rob.scala 554:94] 
    debug_entry[32].uop.pc <= T_34800 @[rob.scala 554:45] 
    infer mport T_34802 = T_28311[UInt<5>("h010")], clk
    debug_entry[32].exception <= T_34802 @[rob.scala 555:48] 
    debug_entry[34].valid <= T_23706[17] @[rob.scala 551:44] 
    infer mport T_34804 = T_23710[UInt<5>("h011")], clk
    debug_entry[34].busy <= T_34804 @[rob.scala 552:43] 
    debug_entry[34].uop <- T_26182[UInt<5>("h011")] @[rob.scala 553:42] 
    wire T_34893 : UInt<64> @[rob.scala 899:26] 
    T_34893 is invalid @[rob.scala 899:26] 
    node T_34895 = dshr(UInt<5>("h011"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_34896 = T_23555[T_34895], clk
    node T_34898 = dshl(T_34896, UInt<2>("h03")) @[rob.scala 900:45] 
    T_34893 <= T_34898 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_34901 = dshr(UInt<5>("h011"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_34902 = T_23558[T_34901], clk
      node T_34904 = dshl(T_34902, UInt<2>("h03")) @[rob.scala 904:48] 
      T_34893 <= T_34904 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_34905 = bits(T_34893, 39, 0) @[rob.scala 906:20] 
    node T_34906 = bits(T_34905, 39, 39) @[util.scala 114:43] 
    node T_34907 = bits(T_34906, 0, 0) @[Bitwise.scala 33:15] 
    node T_34910 = mux(T_34907, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_34911 = cat(T_34910, T_34905) @[Cat.scala 20:58] 
    node T_34913 = add(T_34911, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_34914 = tail(T_34913, 1) @[rob.scala 554:94] 
    debug_entry[34].uop.pc <= T_34914 @[rob.scala 554:45] 
    infer mport T_34916 = T_28311[UInt<5>("h011")], clk
    debug_entry[34].exception <= T_34916 @[rob.scala 555:48] 
    debug_entry[36].valid <= T_23706[18] @[rob.scala 551:44] 
    infer mport T_34918 = T_23710[UInt<5>("h012")], clk
    debug_entry[36].busy <= T_34918 @[rob.scala 552:43] 
    debug_entry[36].uop <- T_26182[UInt<5>("h012")] @[rob.scala 553:42] 
    wire T_35007 : UInt<64> @[rob.scala 899:26] 
    T_35007 is invalid @[rob.scala 899:26] 
    node T_35009 = dshr(UInt<5>("h012"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_35010 = T_23555[T_35009], clk
    node T_35012 = dshl(T_35010, UInt<2>("h03")) @[rob.scala 900:45] 
    T_35007 <= T_35012 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_35015 = dshr(UInt<5>("h012"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_35016 = T_23558[T_35015], clk
      node T_35018 = dshl(T_35016, UInt<2>("h03")) @[rob.scala 904:48] 
      T_35007 <= T_35018 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_35019 = bits(T_35007, 39, 0) @[rob.scala 906:20] 
    node T_35020 = bits(T_35019, 39, 39) @[util.scala 114:43] 
    node T_35021 = bits(T_35020, 0, 0) @[Bitwise.scala 33:15] 
    node T_35024 = mux(T_35021, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_35025 = cat(T_35024, T_35019) @[Cat.scala 20:58] 
    node T_35027 = add(T_35025, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_35028 = tail(T_35027, 1) @[rob.scala 554:94] 
    debug_entry[36].uop.pc <= T_35028 @[rob.scala 554:45] 
    infer mport T_35030 = T_28311[UInt<5>("h012")], clk
    debug_entry[36].exception <= T_35030 @[rob.scala 555:48] 
    debug_entry[38].valid <= T_23706[19] @[rob.scala 551:44] 
    infer mport T_35032 = T_23710[UInt<5>("h013")], clk
    debug_entry[38].busy <= T_35032 @[rob.scala 552:43] 
    debug_entry[38].uop <- T_26182[UInt<5>("h013")] @[rob.scala 553:42] 
    wire T_35121 : UInt<64> @[rob.scala 899:26] 
    T_35121 is invalid @[rob.scala 899:26] 
    node T_35123 = dshr(UInt<5>("h013"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_35124 = T_23555[T_35123], clk
    node T_35126 = dshl(T_35124, UInt<2>("h03")) @[rob.scala 900:45] 
    T_35121 <= T_35126 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_35129 = dshr(UInt<5>("h013"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_35130 = T_23558[T_35129], clk
      node T_35132 = dshl(T_35130, UInt<2>("h03")) @[rob.scala 904:48] 
      T_35121 <= T_35132 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_35133 = bits(T_35121, 39, 0) @[rob.scala 906:20] 
    node T_35134 = bits(T_35133, 39, 39) @[util.scala 114:43] 
    node T_35135 = bits(T_35134, 0, 0) @[Bitwise.scala 33:15] 
    node T_35138 = mux(T_35135, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_35139 = cat(T_35138, T_35133) @[Cat.scala 20:58] 
    node T_35141 = add(T_35139, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_35142 = tail(T_35141, 1) @[rob.scala 554:94] 
    debug_entry[38].uop.pc <= T_35142 @[rob.scala 554:45] 
    infer mport T_35144 = T_28311[UInt<5>("h013")], clk
    debug_entry[38].exception <= T_35144 @[rob.scala 555:48] 
    debug_entry[40].valid <= T_23706[20] @[rob.scala 551:44] 
    infer mport T_35146 = T_23710[UInt<5>("h014")], clk
    debug_entry[40].busy <= T_35146 @[rob.scala 552:43] 
    debug_entry[40].uop <- T_26182[UInt<5>("h014")] @[rob.scala 553:42] 
    wire T_35235 : UInt<64> @[rob.scala 899:26] 
    T_35235 is invalid @[rob.scala 899:26] 
    node T_35237 = dshr(UInt<5>("h014"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_35238 = T_23555[T_35237], clk
    node T_35240 = dshl(T_35238, UInt<2>("h03")) @[rob.scala 900:45] 
    T_35235 <= T_35240 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_35243 = dshr(UInt<5>("h014"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_35244 = T_23558[T_35243], clk
      node T_35246 = dshl(T_35244, UInt<2>("h03")) @[rob.scala 904:48] 
      T_35235 <= T_35246 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_35247 = bits(T_35235, 39, 0) @[rob.scala 906:20] 
    node T_35248 = bits(T_35247, 39, 39) @[util.scala 114:43] 
    node T_35249 = bits(T_35248, 0, 0) @[Bitwise.scala 33:15] 
    node T_35252 = mux(T_35249, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_35253 = cat(T_35252, T_35247) @[Cat.scala 20:58] 
    node T_35255 = add(T_35253, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_35256 = tail(T_35255, 1) @[rob.scala 554:94] 
    debug_entry[40].uop.pc <= T_35256 @[rob.scala 554:45] 
    infer mport T_35258 = T_28311[UInt<5>("h014")], clk
    debug_entry[40].exception <= T_35258 @[rob.scala 555:48] 
    debug_entry[42].valid <= T_23706[21] @[rob.scala 551:44] 
    infer mport T_35260 = T_23710[UInt<5>("h015")], clk
    debug_entry[42].busy <= T_35260 @[rob.scala 552:43] 
    debug_entry[42].uop <- T_26182[UInt<5>("h015")] @[rob.scala 553:42] 
    wire T_35349 : UInt<64> @[rob.scala 899:26] 
    T_35349 is invalid @[rob.scala 899:26] 
    node T_35351 = dshr(UInt<5>("h015"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_35352 = T_23555[T_35351], clk
    node T_35354 = dshl(T_35352, UInt<2>("h03")) @[rob.scala 900:45] 
    T_35349 <= T_35354 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_35357 = dshr(UInt<5>("h015"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_35358 = T_23558[T_35357], clk
      node T_35360 = dshl(T_35358, UInt<2>("h03")) @[rob.scala 904:48] 
      T_35349 <= T_35360 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_35361 = bits(T_35349, 39, 0) @[rob.scala 906:20] 
    node T_35362 = bits(T_35361, 39, 39) @[util.scala 114:43] 
    node T_35363 = bits(T_35362, 0, 0) @[Bitwise.scala 33:15] 
    node T_35366 = mux(T_35363, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_35367 = cat(T_35366, T_35361) @[Cat.scala 20:58] 
    node T_35369 = add(T_35367, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_35370 = tail(T_35369, 1) @[rob.scala 554:94] 
    debug_entry[42].uop.pc <= T_35370 @[rob.scala 554:45] 
    infer mport T_35372 = T_28311[UInt<5>("h015")], clk
    debug_entry[42].exception <= T_35372 @[rob.scala 555:48] 
    debug_entry[44].valid <= T_23706[22] @[rob.scala 551:44] 
    infer mport T_35374 = T_23710[UInt<5>("h016")], clk
    debug_entry[44].busy <= T_35374 @[rob.scala 552:43] 
    debug_entry[44].uop <- T_26182[UInt<5>("h016")] @[rob.scala 553:42] 
    wire T_35463 : UInt<64> @[rob.scala 899:26] 
    T_35463 is invalid @[rob.scala 899:26] 
    node T_35465 = dshr(UInt<5>("h016"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_35466 = T_23555[T_35465], clk
    node T_35468 = dshl(T_35466, UInt<2>("h03")) @[rob.scala 900:45] 
    T_35463 <= T_35468 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_35471 = dshr(UInt<5>("h016"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_35472 = T_23558[T_35471], clk
      node T_35474 = dshl(T_35472, UInt<2>("h03")) @[rob.scala 904:48] 
      T_35463 <= T_35474 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_35475 = bits(T_35463, 39, 0) @[rob.scala 906:20] 
    node T_35476 = bits(T_35475, 39, 39) @[util.scala 114:43] 
    node T_35477 = bits(T_35476, 0, 0) @[Bitwise.scala 33:15] 
    node T_35480 = mux(T_35477, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_35481 = cat(T_35480, T_35475) @[Cat.scala 20:58] 
    node T_35483 = add(T_35481, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_35484 = tail(T_35483, 1) @[rob.scala 554:94] 
    debug_entry[44].uop.pc <= T_35484 @[rob.scala 554:45] 
    infer mport T_35486 = T_28311[UInt<5>("h016")], clk
    debug_entry[44].exception <= T_35486 @[rob.scala 555:48] 
    debug_entry[46].valid <= T_23706[23] @[rob.scala 551:44] 
    infer mport T_35488 = T_23710[UInt<5>("h017")], clk
    debug_entry[46].busy <= T_35488 @[rob.scala 552:43] 
    debug_entry[46].uop <- T_26182[UInt<5>("h017")] @[rob.scala 553:42] 
    wire T_35577 : UInt<64> @[rob.scala 899:26] 
    T_35577 is invalid @[rob.scala 899:26] 
    node T_35579 = dshr(UInt<5>("h017"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_35580 = T_23555[T_35579], clk
    node T_35582 = dshl(T_35580, UInt<2>("h03")) @[rob.scala 900:45] 
    T_35577 <= T_35582 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_35585 = dshr(UInt<5>("h017"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_35586 = T_23558[T_35585], clk
      node T_35588 = dshl(T_35586, UInt<2>("h03")) @[rob.scala 904:48] 
      T_35577 <= T_35588 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_35589 = bits(T_35577, 39, 0) @[rob.scala 906:20] 
    node T_35590 = bits(T_35589, 39, 39) @[util.scala 114:43] 
    node T_35591 = bits(T_35590, 0, 0) @[Bitwise.scala 33:15] 
    node T_35594 = mux(T_35591, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_35595 = cat(T_35594, T_35589) @[Cat.scala 20:58] 
    node T_35597 = add(T_35595, UInt<1>("h00")) @[rob.scala 554:94] 
    node T_35598 = tail(T_35597, 1) @[rob.scala 554:94] 
    debug_entry[46].uop.pc <= T_35598 @[rob.scala 554:45] 
    infer mport T_35600 = T_28311[UInt<5>("h017")], clk
    debug_entry[46].exception <= T_35600 @[rob.scala 555:48] 
    wire T_35630 : UInt<1>[24] @[rob.scala 334:60] 
    T_35630 is invalid @[rob.scala 334:60] 
    T_35630[0] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[1] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[2] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[3] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[4] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[5] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[6] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[7] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[8] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[9] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[10] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[11] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[12] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[13] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[14] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[15] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[16] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[17] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[18] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[19] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[20] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[21] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[22] <= UInt<1>("h00") @[rob.scala 334:60] 
    T_35630[23] <= UInt<1>("h00") @[rob.scala 334:60] 
    reg T_35634 : UInt<1>[24], clk with : (reset => (reset, T_35630))
    cmem T_35638 : UInt<1>[24] @[rob.scala 335:30] 
    reg T_38110 : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}}[24], clk
    cmem T_40239 : UInt<1>[24] @[rob.scala 339:30] 
    cmem T_40242 : UInt<5>[24] @[rob.scala 340:30] 
    when io.dis_valids[1] : @[rob.scala 346:7] 
      T_35634[rob_tail] <= UInt<1>("h01") @[rob.scala 347:34] 
      infer mport T_40244 = T_35638[rob_tail], clk
      node T_40246 = eq(io.dis_uops[1].is_fence, UInt<1>("h00")) @[rob.scala 348:37] 
      node T_40248 = eq(io.dis_uops[1].is_fencei, UInt<1>("h00")) @[rob.scala 349:37] 
      node T_40249 = and(T_40246, T_40248) @[rob.scala 348:62] 
      T_40244 <= T_40249 @[rob.scala 348:34] 
      T_38110[rob_tail] <- io.dis_uops[1] @[rob.scala 350:34] 
      infer mport T_40335 = T_40239[rob_tail], clk
      T_40335 <= io.dis_uops[1].exception @[rob.scala 351:34] 
      infer mport T_40336 = T_40242[rob_tail], clk
      T_40336 <= UInt<1>("h00") @[rob.scala 352:34] 
      T_38110[rob_tail].stat_brjmp_mispredicted <= UInt<1>("h00") @[rob.scala 353:52] 
      skip @[rob.scala 346:7] 
    node T_40424 = or(io.dis_valids[0], io.dis_valids[1]) @[rob.scala 355:40] 
    node T_40426 = eq(T_35634[rob_tail], UInt<1>("h00")) @[rob.scala 355:47] 
    node T_40427 = and(T_40424, T_40426) @[rob.scala 355:44] 
    node T_40429 = eq(io.dis_valids[1], UInt<1>("h00")) @[rob.scala 346:7] 
    node T_40430 = and(T_40429, T_40427) @[rob.scala 356:7] 
    when T_40430 : @[rob.scala 356:7] 
      T_38110[rob_tail].inst <= UInt<32>("h04033") @[rob.scala 357:33] 
      skip @[rob.scala 356:7] 
    node T_40517 = dshr(io.wb_resps[0].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_40518 = bits(io.wb_resps[0].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_40520 = eq(T_40518, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_40521 = and(io.wb_resps[0].valid, T_40520) @[rob.scala 368:30] 
    when T_40521 : @[rob.scala 369:10] 
      infer mport T_40522 = T_35638[T_40517], clk
      T_40522 <= UInt<1>("h00") @[rob.scala 370:30] 
      skip @[rob.scala 369:10] 
    node T_40525 = dshr(io.wb_resps[1].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_40526 = bits(io.wb_resps[1].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_40528 = eq(T_40526, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_40529 = and(io.wb_resps[1].valid, T_40528) @[rob.scala 368:30] 
    when T_40529 : @[rob.scala 369:10] 
      infer mport T_40530 = T_35638[T_40525], clk
      T_40530 <= UInt<1>("h00") @[rob.scala 370:30] 
      skip @[rob.scala 369:10] 
    node T_40533 = dshr(io.wb_resps[2].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_40534 = bits(io.wb_resps[2].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_40536 = eq(T_40534, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_40537 = and(io.wb_resps[2].valid, T_40536) @[rob.scala 368:30] 
    when T_40537 : @[rob.scala 369:10] 
      infer mport T_40538 = T_35638[T_40533], clk
      T_40538 <= UInt<1>("h00") @[rob.scala 370:30] 
      skip @[rob.scala 369:10] 
    node T_40540 = bits(io.lsu_clr_bsy_rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_40542 = eq(T_40540, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_40543 = and(io.lsu_clr_bsy_valid, T_40542) @[rob.scala 388:34] 
    when T_40543 : @[rob.scala 389:7] 
      node T_40545 = dshr(io.lsu_clr_bsy_rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      infer mport T_40546 = T_35638[T_40545], clk
      T_40546 <= UInt<1>("h00") @[rob.scala 390:53] 
      skip @[rob.scala 389:7] 
    node T_40548 = bits(io.brinfo.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_40550 = eq(T_40548, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_40551 = and(io.brinfo.valid, T_40550) @[rob.scala 400:29] 
    when T_40551 : @[rob.scala 401:7] 
      node T_40553 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_38110[T_40553].stat_brjmp_mispredicted <= io.brinfo.mispredict @[rob.scala 402:72] 
      node T_40640 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_38110[T_40640].stat_btb_mispredicted <= io.brinfo.btb_mispredict @[rob.scala 403:72] 
      node T_40727 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_38110[T_40727].stat_btb_made_pred <= io.brinfo.btb_made_pred @[rob.scala 404:72] 
      node T_40814 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_38110[T_40814].stat_bpd_mispredicted <= io.brinfo.bpd_mispredict @[rob.scala 405:72] 
      node T_40901 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_38110[T_40901].stat_bpd_made_pred <= io.brinfo.bpd_made_pred @[rob.scala 406:72] 
      skip @[rob.scala 401:7] 
    node T_40987 = bits(io.fflags[0].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_40989 = eq(T_40987, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_40990 = and(io.fflags[0].valid, T_40989) @[rob.scala 415:35] 
    when T_40990 : @[rob.scala 416:10] 
      node T_40992 = dshr(io.fflags[0].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      infer mport T_40993 = T_40242[T_40992], clk
      T_40993 <= io.fflags[0].bits.flags @[rob.scala 417:54] 
      skip @[rob.scala 416:10] 
    node T_40994 = bits(io.fflags[1].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_40996 = eq(T_40994, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_40997 = and(io.fflags[1].valid, T_40996) @[rob.scala 415:35] 
    when T_40997 : @[rob.scala 416:10] 
      node T_40999 = dshr(io.fflags[1].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      infer mport T_41000 = T_40242[T_40999], clk
      T_41000 <= io.fflags[1].bits.flags @[rob.scala 417:54] 
      skip @[rob.scala 416:10] 
    node T_41001 = bits(io.lxcpt.bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_41003 = eq(T_41001, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_41004 = and(io.lxcpt.valid, T_41003) @[rob.scala 425:28] 
    when T_41004 : @[rob.scala 426:7] 
      node T_41006 = dshr(io.lxcpt.bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      infer mport T_41007 = T_40239[T_41006], clk
      T_41007 <= UInt<1>("h01") @[rob.scala 427:62] 
      skip @[rob.scala 426:7] 
    node T_41009 = bits(io.bxcpt.bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_41011 = eq(T_41009, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_41012 = and(io.bxcpt.valid, T_41011) @[rob.scala 429:28] 
    when T_41012 : @[rob.scala 430:7] 
      node T_41014 = dshr(io.bxcpt.bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      infer mport T_41015 = T_40239[T_41014], clk
      T_41015 <= UInt<1>("h01") @[rob.scala 431:62] 
      skip @[rob.scala 430:7] 
    infer mport T_41017 = T_40239[rob_head], clk
    node T_41018 = and(T_35634[rob_head], T_41017) @[rob.scala 433:51] 
    can_throw_exception[1] <= T_41018 @[rob.scala 433:30] 
    infer mport T_41019 = T_35638[rob_head], clk
    node T_41021 = eq(T_41019, UInt<1>("h00")) @[rob.scala 439:45] 
    node T_41022 = and(T_35634[rob_head], T_41021) @[rob.scala 439:42] 
    can_commit[1] <= T_41022 @[rob.scala 439:21] 
    wire T_41024 : UInt @[rob.scala 441:25] 
    T_41024 is invalid @[rob.scala 441:25] 
    T_41024 <= rob_head @[rob.scala 442:15] 
    node T_41025 = eq(rob_state, UInt<2>("h02")) @[rob.scala 443:23] 
    when T_41025 : @[rob.scala 444:7] 
      T_41024 <= rob_tail @[rob.scala 445:18] 
      skip @[rob.scala 444:7] 
    io.com_valids[1] <= will_commit[1] @[rob.scala 450:28] 
    node T_41026 = eq(rob_state, UInt<2>("h02")) @[rob.scala 451:42] 
    node T_41027 = and(T_41026, T_35634[T_41024]) @[rob.scala 451:58] 
    node T_41113 = eq(T_38110[T_41024].dst_rtype, UInt<2>("h00")) @[rob.scala 453:59] 
    node T_41199 = eq(T_38110[T_41024].dst_rtype, UInt<2>("h01")) @[rob.scala 453:100] 
    node T_41200 = or(T_41113, T_41199) @[rob.scala 453:70] 
    node T_41201 = and(T_41027, T_41200) @[rob.scala 452:48] 
    node T_41203 = and(T_41201, UInt<1>("h01")) @[rob.scala 453:112] 
    io.com_rbk_valids[1] <= T_41203 @[rob.scala 451:28] 
    io.com_uops[1] <- T_38110[T_41024] @[rob.scala 455:28] 
    node T_41289 = eq(rob_state, UInt<2>("h02")) @[rob.scala 457:23] 
    when T_41289 : @[rob.scala 458:7] 
      T_35634[T_41024] <= UInt<1>("h00") @[rob.scala 459:33] 
      infer mport T_41291 = T_40239[T_41024], clk
      T_41291 <= UInt<1>("h00") @[rob.scala 460:33] 
      skip @[rob.scala 458:7] 
    node T_41293 = and(io.brinfo.mask, T_38110[0].br_mask) @[util.scala 45:52] 
    node T_41295 = neq(T_41293, UInt<1>("h00")) @[util.scala 45:60] 
    node T_41296 = and(T_35634[0], T_41295) @[rob.scala 481:39] 
    node T_41297 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_41298 = and(T_41297, T_41296) @[rob.scala 484:56] 
    when T_41298 : @[rob.scala 485:10] 
      T_35634[0] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<1>("h00")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_41387 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_41388 = and(io.brinfo.valid, T_41387) @[rob.scala 489:37] 
    node T_41389 = and(T_41388, T_41296) @[rob.scala 489:62] 
    node T_41391 = eq(T_41298, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_41392 = and(T_41391, T_41389) @[rob.scala 490:10] 
    when T_41392 : @[rob.scala 490:10] 
      node T_41393 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_41394 = and(T_38110[0].br_mask, T_41393) @[rob.scala 492:44] 
      T_38110[0].br_mask <= T_41394 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_41395 = and(io.brinfo.mask, T_38110[1].br_mask) @[util.scala 45:52] 
    node T_41397 = neq(T_41395, UInt<1>("h00")) @[util.scala 45:60] 
    node T_41398 = and(T_35634[1], T_41397) @[rob.scala 481:39] 
    node T_41399 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_41400 = and(T_41399, T_41398) @[rob.scala 484:56] 
    when T_41400 : @[rob.scala 485:10] 
      T_35634[1] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<1>("h01")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_41489 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_41490 = and(io.brinfo.valid, T_41489) @[rob.scala 489:37] 
    node T_41491 = and(T_41490, T_41398) @[rob.scala 489:62] 
    node T_41493 = eq(T_41400, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_41494 = and(T_41493, T_41491) @[rob.scala 490:10] 
    when T_41494 : @[rob.scala 490:10] 
      node T_41495 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_41496 = and(T_38110[1].br_mask, T_41495) @[rob.scala 492:44] 
      T_38110[1].br_mask <= T_41496 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_41497 = and(io.brinfo.mask, T_38110[2].br_mask) @[util.scala 45:52] 
    node T_41499 = neq(T_41497, UInt<1>("h00")) @[util.scala 45:60] 
    node T_41500 = and(T_35634[2], T_41499) @[rob.scala 481:39] 
    node T_41501 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_41502 = and(T_41501, T_41500) @[rob.scala 484:56] 
    when T_41502 : @[rob.scala 485:10] 
      T_35634[2] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<2>("h02")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_41591 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_41592 = and(io.brinfo.valid, T_41591) @[rob.scala 489:37] 
    node T_41593 = and(T_41592, T_41500) @[rob.scala 489:62] 
    node T_41595 = eq(T_41502, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_41596 = and(T_41595, T_41593) @[rob.scala 490:10] 
    when T_41596 : @[rob.scala 490:10] 
      node T_41597 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_41598 = and(T_38110[2].br_mask, T_41597) @[rob.scala 492:44] 
      T_38110[2].br_mask <= T_41598 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_41599 = and(io.brinfo.mask, T_38110[3].br_mask) @[util.scala 45:52] 
    node T_41601 = neq(T_41599, UInt<1>("h00")) @[util.scala 45:60] 
    node T_41602 = and(T_35634[3], T_41601) @[rob.scala 481:39] 
    node T_41603 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_41604 = and(T_41603, T_41602) @[rob.scala 484:56] 
    when T_41604 : @[rob.scala 485:10] 
      T_35634[3] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<2>("h03")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_41693 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_41694 = and(io.brinfo.valid, T_41693) @[rob.scala 489:37] 
    node T_41695 = and(T_41694, T_41602) @[rob.scala 489:62] 
    node T_41697 = eq(T_41604, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_41698 = and(T_41697, T_41695) @[rob.scala 490:10] 
    when T_41698 : @[rob.scala 490:10] 
      node T_41699 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_41700 = and(T_38110[3].br_mask, T_41699) @[rob.scala 492:44] 
      T_38110[3].br_mask <= T_41700 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_41701 = and(io.brinfo.mask, T_38110[4].br_mask) @[util.scala 45:52] 
    node T_41703 = neq(T_41701, UInt<1>("h00")) @[util.scala 45:60] 
    node T_41704 = and(T_35634[4], T_41703) @[rob.scala 481:39] 
    node T_41705 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_41706 = and(T_41705, T_41704) @[rob.scala 484:56] 
    when T_41706 : @[rob.scala 485:10] 
      T_35634[4] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<3>("h04")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_41795 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_41796 = and(io.brinfo.valid, T_41795) @[rob.scala 489:37] 
    node T_41797 = and(T_41796, T_41704) @[rob.scala 489:62] 
    node T_41799 = eq(T_41706, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_41800 = and(T_41799, T_41797) @[rob.scala 490:10] 
    when T_41800 : @[rob.scala 490:10] 
      node T_41801 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_41802 = and(T_38110[4].br_mask, T_41801) @[rob.scala 492:44] 
      T_38110[4].br_mask <= T_41802 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_41803 = and(io.brinfo.mask, T_38110[5].br_mask) @[util.scala 45:52] 
    node T_41805 = neq(T_41803, UInt<1>("h00")) @[util.scala 45:60] 
    node T_41806 = and(T_35634[5], T_41805) @[rob.scala 481:39] 
    node T_41807 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_41808 = and(T_41807, T_41806) @[rob.scala 484:56] 
    when T_41808 : @[rob.scala 485:10] 
      T_35634[5] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<3>("h05")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_41897 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_41898 = and(io.brinfo.valid, T_41897) @[rob.scala 489:37] 
    node T_41899 = and(T_41898, T_41806) @[rob.scala 489:62] 
    node T_41901 = eq(T_41808, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_41902 = and(T_41901, T_41899) @[rob.scala 490:10] 
    when T_41902 : @[rob.scala 490:10] 
      node T_41903 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_41904 = and(T_38110[5].br_mask, T_41903) @[rob.scala 492:44] 
      T_38110[5].br_mask <= T_41904 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_41905 = and(io.brinfo.mask, T_38110[6].br_mask) @[util.scala 45:52] 
    node T_41907 = neq(T_41905, UInt<1>("h00")) @[util.scala 45:60] 
    node T_41908 = and(T_35634[6], T_41907) @[rob.scala 481:39] 
    node T_41909 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_41910 = and(T_41909, T_41908) @[rob.scala 484:56] 
    when T_41910 : @[rob.scala 485:10] 
      T_35634[6] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<3>("h06")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_41999 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_42000 = and(io.brinfo.valid, T_41999) @[rob.scala 489:37] 
    node T_42001 = and(T_42000, T_41908) @[rob.scala 489:62] 
    node T_42003 = eq(T_41910, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_42004 = and(T_42003, T_42001) @[rob.scala 490:10] 
    when T_42004 : @[rob.scala 490:10] 
      node T_42005 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_42006 = and(T_38110[6].br_mask, T_42005) @[rob.scala 492:44] 
      T_38110[6].br_mask <= T_42006 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_42007 = and(io.brinfo.mask, T_38110[7].br_mask) @[util.scala 45:52] 
    node T_42009 = neq(T_42007, UInt<1>("h00")) @[util.scala 45:60] 
    node T_42010 = and(T_35634[7], T_42009) @[rob.scala 481:39] 
    node T_42011 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_42012 = and(T_42011, T_42010) @[rob.scala 484:56] 
    when T_42012 : @[rob.scala 485:10] 
      T_35634[7] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<3>("h07")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_42101 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_42102 = and(io.brinfo.valid, T_42101) @[rob.scala 489:37] 
    node T_42103 = and(T_42102, T_42010) @[rob.scala 489:62] 
    node T_42105 = eq(T_42012, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_42106 = and(T_42105, T_42103) @[rob.scala 490:10] 
    when T_42106 : @[rob.scala 490:10] 
      node T_42107 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_42108 = and(T_38110[7].br_mask, T_42107) @[rob.scala 492:44] 
      T_38110[7].br_mask <= T_42108 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_42109 = and(io.brinfo.mask, T_38110[8].br_mask) @[util.scala 45:52] 
    node T_42111 = neq(T_42109, UInt<1>("h00")) @[util.scala 45:60] 
    node T_42112 = and(T_35634[8], T_42111) @[rob.scala 481:39] 
    node T_42113 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_42114 = and(T_42113, T_42112) @[rob.scala 484:56] 
    when T_42114 : @[rob.scala 485:10] 
      T_35634[8] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<4>("h08")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_42203 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_42204 = and(io.brinfo.valid, T_42203) @[rob.scala 489:37] 
    node T_42205 = and(T_42204, T_42112) @[rob.scala 489:62] 
    node T_42207 = eq(T_42114, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_42208 = and(T_42207, T_42205) @[rob.scala 490:10] 
    when T_42208 : @[rob.scala 490:10] 
      node T_42209 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_42210 = and(T_38110[8].br_mask, T_42209) @[rob.scala 492:44] 
      T_38110[8].br_mask <= T_42210 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_42211 = and(io.brinfo.mask, T_38110[9].br_mask) @[util.scala 45:52] 
    node T_42213 = neq(T_42211, UInt<1>("h00")) @[util.scala 45:60] 
    node T_42214 = and(T_35634[9], T_42213) @[rob.scala 481:39] 
    node T_42215 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_42216 = and(T_42215, T_42214) @[rob.scala 484:56] 
    when T_42216 : @[rob.scala 485:10] 
      T_35634[9] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<4>("h09")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_42305 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_42306 = and(io.brinfo.valid, T_42305) @[rob.scala 489:37] 
    node T_42307 = and(T_42306, T_42214) @[rob.scala 489:62] 
    node T_42309 = eq(T_42216, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_42310 = and(T_42309, T_42307) @[rob.scala 490:10] 
    when T_42310 : @[rob.scala 490:10] 
      node T_42311 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_42312 = and(T_38110[9].br_mask, T_42311) @[rob.scala 492:44] 
      T_38110[9].br_mask <= T_42312 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_42313 = and(io.brinfo.mask, T_38110[10].br_mask) @[util.scala 45:52] 
    node T_42315 = neq(T_42313, UInt<1>("h00")) @[util.scala 45:60] 
    node T_42316 = and(T_35634[10], T_42315) @[rob.scala 481:39] 
    node T_42317 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_42318 = and(T_42317, T_42316) @[rob.scala 484:56] 
    when T_42318 : @[rob.scala 485:10] 
      T_35634[10] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<4>("h0a")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_42407 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_42408 = and(io.brinfo.valid, T_42407) @[rob.scala 489:37] 
    node T_42409 = and(T_42408, T_42316) @[rob.scala 489:62] 
    node T_42411 = eq(T_42318, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_42412 = and(T_42411, T_42409) @[rob.scala 490:10] 
    when T_42412 : @[rob.scala 490:10] 
      node T_42413 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_42414 = and(T_38110[10].br_mask, T_42413) @[rob.scala 492:44] 
      T_38110[10].br_mask <= T_42414 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_42415 = and(io.brinfo.mask, T_38110[11].br_mask) @[util.scala 45:52] 
    node T_42417 = neq(T_42415, UInt<1>("h00")) @[util.scala 45:60] 
    node T_42418 = and(T_35634[11], T_42417) @[rob.scala 481:39] 
    node T_42419 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_42420 = and(T_42419, T_42418) @[rob.scala 484:56] 
    when T_42420 : @[rob.scala 485:10] 
      T_35634[11] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<4>("h0b")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_42509 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_42510 = and(io.brinfo.valid, T_42509) @[rob.scala 489:37] 
    node T_42511 = and(T_42510, T_42418) @[rob.scala 489:62] 
    node T_42513 = eq(T_42420, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_42514 = and(T_42513, T_42511) @[rob.scala 490:10] 
    when T_42514 : @[rob.scala 490:10] 
      node T_42515 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_42516 = and(T_38110[11].br_mask, T_42515) @[rob.scala 492:44] 
      T_38110[11].br_mask <= T_42516 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_42517 = and(io.brinfo.mask, T_38110[12].br_mask) @[util.scala 45:52] 
    node T_42519 = neq(T_42517, UInt<1>("h00")) @[util.scala 45:60] 
    node T_42520 = and(T_35634[12], T_42519) @[rob.scala 481:39] 
    node T_42521 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_42522 = and(T_42521, T_42520) @[rob.scala 484:56] 
    when T_42522 : @[rob.scala 485:10] 
      T_35634[12] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<4>("h0c")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_42611 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_42612 = and(io.brinfo.valid, T_42611) @[rob.scala 489:37] 
    node T_42613 = and(T_42612, T_42520) @[rob.scala 489:62] 
    node T_42615 = eq(T_42522, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_42616 = and(T_42615, T_42613) @[rob.scala 490:10] 
    when T_42616 : @[rob.scala 490:10] 
      node T_42617 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_42618 = and(T_38110[12].br_mask, T_42617) @[rob.scala 492:44] 
      T_38110[12].br_mask <= T_42618 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_42619 = and(io.brinfo.mask, T_38110[13].br_mask) @[util.scala 45:52] 
    node T_42621 = neq(T_42619, UInt<1>("h00")) @[util.scala 45:60] 
    node T_42622 = and(T_35634[13], T_42621) @[rob.scala 481:39] 
    node T_42623 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_42624 = and(T_42623, T_42622) @[rob.scala 484:56] 
    when T_42624 : @[rob.scala 485:10] 
      T_35634[13] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<4>("h0d")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_42713 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_42714 = and(io.brinfo.valid, T_42713) @[rob.scala 489:37] 
    node T_42715 = and(T_42714, T_42622) @[rob.scala 489:62] 
    node T_42717 = eq(T_42624, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_42718 = and(T_42717, T_42715) @[rob.scala 490:10] 
    when T_42718 : @[rob.scala 490:10] 
      node T_42719 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_42720 = and(T_38110[13].br_mask, T_42719) @[rob.scala 492:44] 
      T_38110[13].br_mask <= T_42720 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_42721 = and(io.brinfo.mask, T_38110[14].br_mask) @[util.scala 45:52] 
    node T_42723 = neq(T_42721, UInt<1>("h00")) @[util.scala 45:60] 
    node T_42724 = and(T_35634[14], T_42723) @[rob.scala 481:39] 
    node T_42725 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_42726 = and(T_42725, T_42724) @[rob.scala 484:56] 
    when T_42726 : @[rob.scala 485:10] 
      T_35634[14] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<4>("h0e")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_42815 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_42816 = and(io.brinfo.valid, T_42815) @[rob.scala 489:37] 
    node T_42817 = and(T_42816, T_42724) @[rob.scala 489:62] 
    node T_42819 = eq(T_42726, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_42820 = and(T_42819, T_42817) @[rob.scala 490:10] 
    when T_42820 : @[rob.scala 490:10] 
      node T_42821 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_42822 = and(T_38110[14].br_mask, T_42821) @[rob.scala 492:44] 
      T_38110[14].br_mask <= T_42822 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_42823 = and(io.brinfo.mask, T_38110[15].br_mask) @[util.scala 45:52] 
    node T_42825 = neq(T_42823, UInt<1>("h00")) @[util.scala 45:60] 
    node T_42826 = and(T_35634[15], T_42825) @[rob.scala 481:39] 
    node T_42827 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_42828 = and(T_42827, T_42826) @[rob.scala 484:56] 
    when T_42828 : @[rob.scala 485:10] 
      T_35634[15] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<4>("h0f")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_42917 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_42918 = and(io.brinfo.valid, T_42917) @[rob.scala 489:37] 
    node T_42919 = and(T_42918, T_42826) @[rob.scala 489:62] 
    node T_42921 = eq(T_42828, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_42922 = and(T_42921, T_42919) @[rob.scala 490:10] 
    when T_42922 : @[rob.scala 490:10] 
      node T_42923 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_42924 = and(T_38110[15].br_mask, T_42923) @[rob.scala 492:44] 
      T_38110[15].br_mask <= T_42924 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_42925 = and(io.brinfo.mask, T_38110[16].br_mask) @[util.scala 45:52] 
    node T_42927 = neq(T_42925, UInt<1>("h00")) @[util.scala 45:60] 
    node T_42928 = and(T_35634[16], T_42927) @[rob.scala 481:39] 
    node T_42929 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_42930 = and(T_42929, T_42928) @[rob.scala 484:56] 
    when T_42930 : @[rob.scala 485:10] 
      T_35634[16] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<5>("h010")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_43019 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_43020 = and(io.brinfo.valid, T_43019) @[rob.scala 489:37] 
    node T_43021 = and(T_43020, T_42928) @[rob.scala 489:62] 
    node T_43023 = eq(T_42930, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_43024 = and(T_43023, T_43021) @[rob.scala 490:10] 
    when T_43024 : @[rob.scala 490:10] 
      node T_43025 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_43026 = and(T_38110[16].br_mask, T_43025) @[rob.scala 492:44] 
      T_38110[16].br_mask <= T_43026 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_43027 = and(io.brinfo.mask, T_38110[17].br_mask) @[util.scala 45:52] 
    node T_43029 = neq(T_43027, UInt<1>("h00")) @[util.scala 45:60] 
    node T_43030 = and(T_35634[17], T_43029) @[rob.scala 481:39] 
    node T_43031 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_43032 = and(T_43031, T_43030) @[rob.scala 484:56] 
    when T_43032 : @[rob.scala 485:10] 
      T_35634[17] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<5>("h011")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_43121 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_43122 = and(io.brinfo.valid, T_43121) @[rob.scala 489:37] 
    node T_43123 = and(T_43122, T_43030) @[rob.scala 489:62] 
    node T_43125 = eq(T_43032, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_43126 = and(T_43125, T_43123) @[rob.scala 490:10] 
    when T_43126 : @[rob.scala 490:10] 
      node T_43127 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_43128 = and(T_38110[17].br_mask, T_43127) @[rob.scala 492:44] 
      T_38110[17].br_mask <= T_43128 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_43129 = and(io.brinfo.mask, T_38110[18].br_mask) @[util.scala 45:52] 
    node T_43131 = neq(T_43129, UInt<1>("h00")) @[util.scala 45:60] 
    node T_43132 = and(T_35634[18], T_43131) @[rob.scala 481:39] 
    node T_43133 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_43134 = and(T_43133, T_43132) @[rob.scala 484:56] 
    when T_43134 : @[rob.scala 485:10] 
      T_35634[18] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<5>("h012")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_43223 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_43224 = and(io.brinfo.valid, T_43223) @[rob.scala 489:37] 
    node T_43225 = and(T_43224, T_43132) @[rob.scala 489:62] 
    node T_43227 = eq(T_43134, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_43228 = and(T_43227, T_43225) @[rob.scala 490:10] 
    when T_43228 : @[rob.scala 490:10] 
      node T_43229 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_43230 = and(T_38110[18].br_mask, T_43229) @[rob.scala 492:44] 
      T_38110[18].br_mask <= T_43230 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_43231 = and(io.brinfo.mask, T_38110[19].br_mask) @[util.scala 45:52] 
    node T_43233 = neq(T_43231, UInt<1>("h00")) @[util.scala 45:60] 
    node T_43234 = and(T_35634[19], T_43233) @[rob.scala 481:39] 
    node T_43235 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_43236 = and(T_43235, T_43234) @[rob.scala 484:56] 
    when T_43236 : @[rob.scala 485:10] 
      T_35634[19] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<5>("h013")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_43325 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_43326 = and(io.brinfo.valid, T_43325) @[rob.scala 489:37] 
    node T_43327 = and(T_43326, T_43234) @[rob.scala 489:62] 
    node T_43329 = eq(T_43236, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_43330 = and(T_43329, T_43327) @[rob.scala 490:10] 
    when T_43330 : @[rob.scala 490:10] 
      node T_43331 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_43332 = and(T_38110[19].br_mask, T_43331) @[rob.scala 492:44] 
      T_38110[19].br_mask <= T_43332 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_43333 = and(io.brinfo.mask, T_38110[20].br_mask) @[util.scala 45:52] 
    node T_43335 = neq(T_43333, UInt<1>("h00")) @[util.scala 45:60] 
    node T_43336 = and(T_35634[20], T_43335) @[rob.scala 481:39] 
    node T_43337 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_43338 = and(T_43337, T_43336) @[rob.scala 484:56] 
    when T_43338 : @[rob.scala 485:10] 
      T_35634[20] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<5>("h014")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_43427 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_43428 = and(io.brinfo.valid, T_43427) @[rob.scala 489:37] 
    node T_43429 = and(T_43428, T_43336) @[rob.scala 489:62] 
    node T_43431 = eq(T_43338, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_43432 = and(T_43431, T_43429) @[rob.scala 490:10] 
    when T_43432 : @[rob.scala 490:10] 
      node T_43433 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_43434 = and(T_38110[20].br_mask, T_43433) @[rob.scala 492:44] 
      T_38110[20].br_mask <= T_43434 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_43435 = and(io.brinfo.mask, T_38110[21].br_mask) @[util.scala 45:52] 
    node T_43437 = neq(T_43435, UInt<1>("h00")) @[util.scala 45:60] 
    node T_43438 = and(T_35634[21], T_43437) @[rob.scala 481:39] 
    node T_43439 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_43440 = and(T_43439, T_43438) @[rob.scala 484:56] 
    when T_43440 : @[rob.scala 485:10] 
      T_35634[21] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<5>("h015")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_43529 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_43530 = and(io.brinfo.valid, T_43529) @[rob.scala 489:37] 
    node T_43531 = and(T_43530, T_43438) @[rob.scala 489:62] 
    node T_43533 = eq(T_43440, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_43534 = and(T_43533, T_43531) @[rob.scala 490:10] 
    when T_43534 : @[rob.scala 490:10] 
      node T_43535 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_43536 = and(T_38110[21].br_mask, T_43535) @[rob.scala 492:44] 
      T_38110[21].br_mask <= T_43536 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_43537 = and(io.brinfo.mask, T_38110[22].br_mask) @[util.scala 45:52] 
    node T_43539 = neq(T_43537, UInt<1>("h00")) @[util.scala 45:60] 
    node T_43540 = and(T_35634[22], T_43539) @[rob.scala 481:39] 
    node T_43541 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_43542 = and(T_43541, T_43540) @[rob.scala 484:56] 
    when T_43542 : @[rob.scala 485:10] 
      T_35634[22] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<5>("h016")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_43631 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_43632 = and(io.brinfo.valid, T_43631) @[rob.scala 489:37] 
    node T_43633 = and(T_43632, T_43540) @[rob.scala 489:62] 
    node T_43635 = eq(T_43542, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_43636 = and(T_43635, T_43633) @[rob.scala 490:10] 
    when T_43636 : @[rob.scala 490:10] 
      node T_43637 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_43638 = and(T_38110[22].br_mask, T_43637) @[rob.scala 492:44] 
      T_38110[22].br_mask <= T_43638 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    node T_43639 = and(io.brinfo.mask, T_38110[23].br_mask) @[util.scala 45:52] 
    node T_43641 = neq(T_43639, UInt<1>("h00")) @[util.scala 45:60] 
    node T_43642 = and(T_35634[23], T_43641) @[rob.scala 481:39] 
    node T_43643 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 484:32] 
    node T_43644 = and(T_43643, T_43642) @[rob.scala 484:56] 
    when T_43644 : @[rob.scala 485:10] 
      T_35634[23] <= UInt<1>("h00") @[rob.scala 486:24] 
      T_38110[UInt<5>("h017")].inst <= UInt<32>("h04033") @[rob.scala 487:35] 
      skip @[rob.scala 485:10] 
    node T_43733 = eq(io.brinfo.mispredict, UInt<1>("h00")) @[rob.scala 489:40] 
    node T_43734 = and(io.brinfo.valid, T_43733) @[rob.scala 489:37] 
    node T_43735 = and(T_43734, T_43642) @[rob.scala 489:62] 
    node T_43737 = eq(T_43644, UInt<1>("h00")) @[rob.scala 485:10] 
    node T_43738 = and(T_43737, T_43735) @[rob.scala 490:10] 
    when T_43738 : @[rob.scala 490:10] 
      node T_43739 = not(io.brinfo.mask) @[rob.scala 492:46] 
      node T_43740 = and(T_38110[23].br_mask, T_43739) @[rob.scala 492:44] 
      T_38110[23].br_mask <= T_43740 @[rob.scala 492:32] 
      skip @[rob.scala 490:10] 
    when will_commit[1] : @[rob.scala 499:7] 
      T_35634[rob_head] <= UInt<1>("h00") @[rob.scala 500:28] 
      skip @[rob.scala 499:7] 
    rob_head_vals[1] <= T_35634[rob_head] @[rob.scala 505:28] 
    infer mport T_43742 = T_40242[rob_head], clk
    rob_head_fflags[1] <= T_43742 @[rob.scala 506:28] 
    rob_head_is_store[1] <= T_38110[rob_head].is_store @[rob.scala 507:28] 
    rob_head_is_load[1] <= T_38110[rob_head].is_load @[rob.scala 508:28] 
    node T_43914 = dshr(io.get_pc.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_43916 = eq(T_43914, UInt<5>("h017")) @[util.scala 75:28] 
    node T_43919 = add(T_43914, UInt<1>("h01")) @[util.scala 76:35] 
    node T_43920 = tail(T_43919, 1) @[util.scala 76:35] 
    node T_43921 = mux(T_43916, UInt<1>("h00"), T_43920) @[util.scala 76:13] 
    rob_brt_vals[1] <= T_35634[T_43921] @[rob.scala 509:28] 
    when will_commit[1] : @[rob.scala 514:7] 
      T_38110[rob_head].inst <= UInt<32>("h04033") @[rob.scala 515:33] 
      skip @[rob.scala 514:7] 
    node T_44007 = eq(rob_state, UInt<2>("h02")) @[rob.scala 517:28] 
    node T_44009 = eq(will_commit[1], UInt<1>("h00")) @[rob.scala 514:7] 
    node T_44010 = and(T_44009, T_44007) @[rob.scala 518:7] 
    when T_44010 : @[rob.scala 518:7] 
      T_38110[rob_tail].inst <= UInt<32>("h04033") @[rob.scala 519:33] 
      skip @[rob.scala 518:7] 
    node T_44096 = bits(io.wb_resps[0].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_44098 = eq(T_44096, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_44099 = and(io.debug_wb_valids[0], T_44098) @[rob.scala 529:38] 
    when T_44099 : @[rob.scala 530:10] 
      node T_44101 = dshr(io.wb_resps[0].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_38110[T_44101].debug_wdata <= io.debug_wb_wdata[0] @[rob.scala 531:53] 
      skip @[rob.scala 530:10] 
    node T_44188 = dshr(io.wb_resps[0].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_44274 = bits(io.wb_resps[0].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_44276 = eq(T_44274, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_44277 = and(io.wb_resps[0].valid, T_44276) @[rob.scala 535:41] 
    node T_44279 = dshr(io.wb_resps[0].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_44281 = eq(T_35634[T_44279], UInt<1>("h00")) @[rob.scala 536:22] 
    node T_44282 = and(T_44277, T_44281) @[rob.scala 535:75] 
    node T_44284 = eq(T_44282, UInt<1>("h00")) @[rob.scala 535:18] 
    node T_44285 = or(T_44284, reset) @[rob.scala 535:17] 
    node T_44287 = eq(T_44285, UInt<1>("h00")) @[rob.scala 535:17] 
    when T_44287 : @[rob.scala 535:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 535:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 535:17] 
      skip @[rob.scala 535:17] 
    node T_44288 = bits(io.wb_resps[0].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_44290 = eq(T_44288, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_44291 = and(io.wb_resps[0].valid, T_44290) @[rob.scala 538:41] 
    node T_44292 = and(T_44291, T_38110[T_44188].ldst_val) @[rob.scala 538:75] 
    node T_44293 = neq(T_38110[T_44188].pdst, io.wb_resps[0].bits.uop.pdst) @[rob.scala 539:54] 
    node T_44294 = and(T_44292, T_44293) @[rob.scala 539:37] 
    node T_44296 = eq(T_44294, UInt<1>("h00")) @[rob.scala 538:18] 
    node T_44297 = or(T_44296, reset) @[rob.scala 538:17] 
    node T_44299 = eq(T_44297, UInt<1>("h00")) @[rob.scala 538:17] 
    when T_44299 : @[rob.scala 538:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 538:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 538:17] 
      skip @[rob.scala 538:17] 
    node T_44300 = bits(io.wb_resps[1].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_44302 = eq(T_44300, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_44303 = and(io.debug_wb_valids[1], T_44302) @[rob.scala 529:38] 
    when T_44303 : @[rob.scala 530:10] 
      node T_44305 = dshr(io.wb_resps[1].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_38110[T_44305].debug_wdata <= io.debug_wb_wdata[1] @[rob.scala 531:53] 
      skip @[rob.scala 530:10] 
    node T_44392 = dshr(io.wb_resps[1].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_44478 = bits(io.wb_resps[1].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_44480 = eq(T_44478, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_44481 = and(io.wb_resps[1].valid, T_44480) @[rob.scala 535:41] 
    node T_44483 = dshr(io.wb_resps[1].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_44485 = eq(T_35634[T_44483], UInt<1>("h00")) @[rob.scala 536:22] 
    node T_44486 = and(T_44481, T_44485) @[rob.scala 535:75] 
    node T_44488 = eq(T_44486, UInt<1>("h00")) @[rob.scala 535:18] 
    node T_44489 = or(T_44488, reset) @[rob.scala 535:17] 
    node T_44491 = eq(T_44489, UInt<1>("h00")) @[rob.scala 535:17] 
    when T_44491 : @[rob.scala 535:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 535:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 535:17] 
      skip @[rob.scala 535:17] 
    node T_44492 = bits(io.wb_resps[1].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_44494 = eq(T_44492, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_44495 = and(io.wb_resps[1].valid, T_44494) @[rob.scala 538:41] 
    node T_44496 = and(T_44495, T_38110[T_44392].ldst_val) @[rob.scala 538:75] 
    node T_44497 = neq(T_38110[T_44392].pdst, io.wb_resps[1].bits.uop.pdst) @[rob.scala 539:54] 
    node T_44498 = and(T_44496, T_44497) @[rob.scala 539:37] 
    node T_44500 = eq(T_44498, UInt<1>("h00")) @[rob.scala 538:18] 
    node T_44501 = or(T_44500, reset) @[rob.scala 538:17] 
    node T_44503 = eq(T_44501, UInt<1>("h00")) @[rob.scala 538:17] 
    when T_44503 : @[rob.scala 538:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 538:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 538:17] 
      skip @[rob.scala 538:17] 
    node T_44504 = bits(io.wb_resps[2].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_44506 = eq(T_44504, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_44507 = and(io.debug_wb_valids[2], T_44506) @[rob.scala 529:38] 
    when T_44507 : @[rob.scala 530:10] 
      node T_44509 = dshr(io.wb_resps[2].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      T_38110[T_44509].debug_wdata <= io.debug_wb_wdata[2] @[rob.scala 531:53] 
      skip @[rob.scala 530:10] 
    node T_44596 = dshr(io.wb_resps[2].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_44682 = bits(io.wb_resps[2].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_44684 = eq(T_44682, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_44685 = and(io.wb_resps[2].valid, T_44684) @[rob.scala 535:41] 
    node T_44687 = dshr(io.wb_resps[2].bits.uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_44689 = eq(T_35634[T_44687], UInt<1>("h00")) @[rob.scala 536:22] 
    node T_44690 = and(T_44685, T_44689) @[rob.scala 535:75] 
    node T_44692 = eq(T_44690, UInt<1>("h00")) @[rob.scala 535:18] 
    node T_44693 = or(T_44692, reset) @[rob.scala 535:17] 
    node T_44695 = eq(T_44693, UInt<1>("h00")) @[rob.scala 535:17] 
    when T_44695 : @[rob.scala 535:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 535:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 535:17] 
      skip @[rob.scala 535:17] 
    node T_44696 = bits(io.wb_resps[2].bits.uop.rob_idx, 0, 0) @[rob.scala 227:38] 
    node T_44698 = eq(T_44696, UInt<1>("h01")) @[rob.scala 331:55] 
    node T_44699 = and(io.wb_resps[2].valid, T_44698) @[rob.scala 538:41] 
    node T_44700 = and(T_44699, T_38110[T_44596].ldst_val) @[rob.scala 538:75] 
    node T_44701 = neq(T_38110[T_44596].pdst, io.wb_resps[2].bits.uop.pdst) @[rob.scala 539:54] 
    node T_44702 = and(T_44700, T_44701) @[rob.scala 539:37] 
    node T_44704 = eq(T_44702, UInt<1>("h00")) @[rob.scala 538:18] 
    node T_44705 = or(T_44704, reset) @[rob.scala 538:17] 
    node T_44707 = eq(T_44705, UInt<1>("h00")) @[rob.scala 538:17] 
    when T_44707 : @[rob.scala 538:17] 
      printf(clk, UInt<1>(1), "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n") @[rob.scala 538:17] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 538:17] 
      skip @[rob.scala 538:17] 
    io.com_uops[1].debug_wdata <= T_38110[rob_head].debug_wdata @[rob.scala 542:34] 
    debug_entry[1].valid <= T_35634[0] @[rob.scala 551:44] 
    infer mport T_44794 = T_35638[UInt<1>("h00")], clk
    debug_entry[1].busy <= T_44794 @[rob.scala 552:43] 
    debug_entry[1].uop <- T_38110[UInt<1>("h00")] @[rob.scala 553:42] 
    wire T_44883 : UInt<64> @[rob.scala 899:26] 
    T_44883 is invalid @[rob.scala 899:26] 
    node T_44885 = dshr(UInt<5>("h00"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_44886 = T_23555[T_44885], clk
    node T_44888 = dshl(T_44886, UInt<2>("h03")) @[rob.scala 900:45] 
    T_44883 <= T_44888 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_44891 = dshr(UInt<5>("h00"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_44892 = T_23558[T_44891], clk
      node T_44894 = dshl(T_44892, UInt<2>("h03")) @[rob.scala 904:48] 
      T_44883 <= T_44894 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_44895 = bits(T_44883, 39, 0) @[rob.scala 906:20] 
    node T_44896 = bits(T_44895, 39, 39) @[util.scala 114:43] 
    node T_44897 = bits(T_44896, 0, 0) @[Bitwise.scala 33:15] 
    node T_44900 = mux(T_44897, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_44901 = cat(T_44900, T_44895) @[Cat.scala 20:58] 
    node T_44903 = add(T_44901, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_44904 = tail(T_44903, 1) @[rob.scala 554:94] 
    debug_entry[1].uop.pc <= T_44904 @[rob.scala 554:45] 
    infer mport T_44906 = T_40239[UInt<1>("h00")], clk
    debug_entry[1].exception <= T_44906 @[rob.scala 555:48] 
    debug_entry[3].valid <= T_35634[1] @[rob.scala 551:44] 
    infer mport T_44908 = T_35638[UInt<1>("h01")], clk
    debug_entry[3].busy <= T_44908 @[rob.scala 552:43] 
    debug_entry[3].uop <- T_38110[UInt<1>("h01")] @[rob.scala 553:42] 
    wire T_44997 : UInt<64> @[rob.scala 899:26] 
    T_44997 is invalid @[rob.scala 899:26] 
    node T_44999 = dshr(UInt<5>("h01"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_45000 = T_23555[T_44999], clk
    node T_45002 = dshl(T_45000, UInt<2>("h03")) @[rob.scala 900:45] 
    T_44997 <= T_45002 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_45005 = dshr(UInt<5>("h01"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_45006 = T_23558[T_45005], clk
      node T_45008 = dshl(T_45006, UInt<2>("h03")) @[rob.scala 904:48] 
      T_44997 <= T_45008 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_45009 = bits(T_44997, 39, 0) @[rob.scala 906:20] 
    node T_45010 = bits(T_45009, 39, 39) @[util.scala 114:43] 
    node T_45011 = bits(T_45010, 0, 0) @[Bitwise.scala 33:15] 
    node T_45014 = mux(T_45011, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_45015 = cat(T_45014, T_45009) @[Cat.scala 20:58] 
    node T_45017 = add(T_45015, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_45018 = tail(T_45017, 1) @[rob.scala 554:94] 
    debug_entry[3].uop.pc <= T_45018 @[rob.scala 554:45] 
    infer mport T_45020 = T_40239[UInt<1>("h01")], clk
    debug_entry[3].exception <= T_45020 @[rob.scala 555:48] 
    debug_entry[5].valid <= T_35634[2] @[rob.scala 551:44] 
    infer mport T_45022 = T_35638[UInt<2>("h02")], clk
    debug_entry[5].busy <= T_45022 @[rob.scala 552:43] 
    debug_entry[5].uop <- T_38110[UInt<2>("h02")] @[rob.scala 553:42] 
    wire T_45111 : UInt<64> @[rob.scala 899:26] 
    T_45111 is invalid @[rob.scala 899:26] 
    node T_45113 = dshr(UInt<5>("h02"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_45114 = T_23555[T_45113], clk
    node T_45116 = dshl(T_45114, UInt<2>("h03")) @[rob.scala 900:45] 
    T_45111 <= T_45116 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_45119 = dshr(UInt<5>("h02"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_45120 = T_23558[T_45119], clk
      node T_45122 = dshl(T_45120, UInt<2>("h03")) @[rob.scala 904:48] 
      T_45111 <= T_45122 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_45123 = bits(T_45111, 39, 0) @[rob.scala 906:20] 
    node T_45124 = bits(T_45123, 39, 39) @[util.scala 114:43] 
    node T_45125 = bits(T_45124, 0, 0) @[Bitwise.scala 33:15] 
    node T_45128 = mux(T_45125, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_45129 = cat(T_45128, T_45123) @[Cat.scala 20:58] 
    node T_45131 = add(T_45129, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_45132 = tail(T_45131, 1) @[rob.scala 554:94] 
    debug_entry[5].uop.pc <= T_45132 @[rob.scala 554:45] 
    infer mport T_45134 = T_40239[UInt<2>("h02")], clk
    debug_entry[5].exception <= T_45134 @[rob.scala 555:48] 
    debug_entry[7].valid <= T_35634[3] @[rob.scala 551:44] 
    infer mport T_45136 = T_35638[UInt<2>("h03")], clk
    debug_entry[7].busy <= T_45136 @[rob.scala 552:43] 
    debug_entry[7].uop <- T_38110[UInt<2>("h03")] @[rob.scala 553:42] 
    wire T_45225 : UInt<64> @[rob.scala 899:26] 
    T_45225 is invalid @[rob.scala 899:26] 
    node T_45227 = dshr(UInt<5>("h03"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_45228 = T_23555[T_45227], clk
    node T_45230 = dshl(T_45228, UInt<2>("h03")) @[rob.scala 900:45] 
    T_45225 <= T_45230 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_45233 = dshr(UInt<5>("h03"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_45234 = T_23558[T_45233], clk
      node T_45236 = dshl(T_45234, UInt<2>("h03")) @[rob.scala 904:48] 
      T_45225 <= T_45236 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_45237 = bits(T_45225, 39, 0) @[rob.scala 906:20] 
    node T_45238 = bits(T_45237, 39, 39) @[util.scala 114:43] 
    node T_45239 = bits(T_45238, 0, 0) @[Bitwise.scala 33:15] 
    node T_45242 = mux(T_45239, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_45243 = cat(T_45242, T_45237) @[Cat.scala 20:58] 
    node T_45245 = add(T_45243, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_45246 = tail(T_45245, 1) @[rob.scala 554:94] 
    debug_entry[7].uop.pc <= T_45246 @[rob.scala 554:45] 
    infer mport T_45248 = T_40239[UInt<2>("h03")], clk
    debug_entry[7].exception <= T_45248 @[rob.scala 555:48] 
    debug_entry[9].valid <= T_35634[4] @[rob.scala 551:44] 
    infer mport T_45250 = T_35638[UInt<3>("h04")], clk
    debug_entry[9].busy <= T_45250 @[rob.scala 552:43] 
    debug_entry[9].uop <- T_38110[UInt<3>("h04")] @[rob.scala 553:42] 
    wire T_45339 : UInt<64> @[rob.scala 899:26] 
    T_45339 is invalid @[rob.scala 899:26] 
    node T_45341 = dshr(UInt<5>("h04"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_45342 = T_23555[T_45341], clk
    node T_45344 = dshl(T_45342, UInt<2>("h03")) @[rob.scala 900:45] 
    T_45339 <= T_45344 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_45347 = dshr(UInt<5>("h04"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_45348 = T_23558[T_45347], clk
      node T_45350 = dshl(T_45348, UInt<2>("h03")) @[rob.scala 904:48] 
      T_45339 <= T_45350 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_45351 = bits(T_45339, 39, 0) @[rob.scala 906:20] 
    node T_45352 = bits(T_45351, 39, 39) @[util.scala 114:43] 
    node T_45353 = bits(T_45352, 0, 0) @[Bitwise.scala 33:15] 
    node T_45356 = mux(T_45353, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_45357 = cat(T_45356, T_45351) @[Cat.scala 20:58] 
    node T_45359 = add(T_45357, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_45360 = tail(T_45359, 1) @[rob.scala 554:94] 
    debug_entry[9].uop.pc <= T_45360 @[rob.scala 554:45] 
    infer mport T_45362 = T_40239[UInt<3>("h04")], clk
    debug_entry[9].exception <= T_45362 @[rob.scala 555:48] 
    debug_entry[11].valid <= T_35634[5] @[rob.scala 551:44] 
    infer mport T_45364 = T_35638[UInt<3>("h05")], clk
    debug_entry[11].busy <= T_45364 @[rob.scala 552:43] 
    debug_entry[11].uop <- T_38110[UInt<3>("h05")] @[rob.scala 553:42] 
    wire T_45453 : UInt<64> @[rob.scala 899:26] 
    T_45453 is invalid @[rob.scala 899:26] 
    node T_45455 = dshr(UInt<5>("h05"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_45456 = T_23555[T_45455], clk
    node T_45458 = dshl(T_45456, UInt<2>("h03")) @[rob.scala 900:45] 
    T_45453 <= T_45458 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_45461 = dshr(UInt<5>("h05"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_45462 = T_23558[T_45461], clk
      node T_45464 = dshl(T_45462, UInt<2>("h03")) @[rob.scala 904:48] 
      T_45453 <= T_45464 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_45465 = bits(T_45453, 39, 0) @[rob.scala 906:20] 
    node T_45466 = bits(T_45465, 39, 39) @[util.scala 114:43] 
    node T_45467 = bits(T_45466, 0, 0) @[Bitwise.scala 33:15] 
    node T_45470 = mux(T_45467, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_45471 = cat(T_45470, T_45465) @[Cat.scala 20:58] 
    node T_45473 = add(T_45471, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_45474 = tail(T_45473, 1) @[rob.scala 554:94] 
    debug_entry[11].uop.pc <= T_45474 @[rob.scala 554:45] 
    infer mport T_45476 = T_40239[UInt<3>("h05")], clk
    debug_entry[11].exception <= T_45476 @[rob.scala 555:48] 
    debug_entry[13].valid <= T_35634[6] @[rob.scala 551:44] 
    infer mport T_45478 = T_35638[UInt<3>("h06")], clk
    debug_entry[13].busy <= T_45478 @[rob.scala 552:43] 
    debug_entry[13].uop <- T_38110[UInt<3>("h06")] @[rob.scala 553:42] 
    wire T_45567 : UInt<64> @[rob.scala 899:26] 
    T_45567 is invalid @[rob.scala 899:26] 
    node T_45569 = dshr(UInt<5>("h06"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_45570 = T_23555[T_45569], clk
    node T_45572 = dshl(T_45570, UInt<2>("h03")) @[rob.scala 900:45] 
    T_45567 <= T_45572 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_45575 = dshr(UInt<5>("h06"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_45576 = T_23558[T_45575], clk
      node T_45578 = dshl(T_45576, UInt<2>("h03")) @[rob.scala 904:48] 
      T_45567 <= T_45578 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_45579 = bits(T_45567, 39, 0) @[rob.scala 906:20] 
    node T_45580 = bits(T_45579, 39, 39) @[util.scala 114:43] 
    node T_45581 = bits(T_45580, 0, 0) @[Bitwise.scala 33:15] 
    node T_45584 = mux(T_45581, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_45585 = cat(T_45584, T_45579) @[Cat.scala 20:58] 
    node T_45587 = add(T_45585, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_45588 = tail(T_45587, 1) @[rob.scala 554:94] 
    debug_entry[13].uop.pc <= T_45588 @[rob.scala 554:45] 
    infer mport T_45590 = T_40239[UInt<3>("h06")], clk
    debug_entry[13].exception <= T_45590 @[rob.scala 555:48] 
    debug_entry[15].valid <= T_35634[7] @[rob.scala 551:44] 
    infer mport T_45592 = T_35638[UInt<3>("h07")], clk
    debug_entry[15].busy <= T_45592 @[rob.scala 552:43] 
    debug_entry[15].uop <- T_38110[UInt<3>("h07")] @[rob.scala 553:42] 
    wire T_45681 : UInt<64> @[rob.scala 899:26] 
    T_45681 is invalid @[rob.scala 899:26] 
    node T_45683 = dshr(UInt<5>("h07"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_45684 = T_23555[T_45683], clk
    node T_45686 = dshl(T_45684, UInt<2>("h03")) @[rob.scala 900:45] 
    T_45681 <= T_45686 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_45689 = dshr(UInt<5>("h07"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_45690 = T_23558[T_45689], clk
      node T_45692 = dshl(T_45690, UInt<2>("h03")) @[rob.scala 904:48] 
      T_45681 <= T_45692 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_45693 = bits(T_45681, 39, 0) @[rob.scala 906:20] 
    node T_45694 = bits(T_45693, 39, 39) @[util.scala 114:43] 
    node T_45695 = bits(T_45694, 0, 0) @[Bitwise.scala 33:15] 
    node T_45698 = mux(T_45695, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_45699 = cat(T_45698, T_45693) @[Cat.scala 20:58] 
    node T_45701 = add(T_45699, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_45702 = tail(T_45701, 1) @[rob.scala 554:94] 
    debug_entry[15].uop.pc <= T_45702 @[rob.scala 554:45] 
    infer mport T_45704 = T_40239[UInt<3>("h07")], clk
    debug_entry[15].exception <= T_45704 @[rob.scala 555:48] 
    debug_entry[17].valid <= T_35634[8] @[rob.scala 551:44] 
    infer mport T_45706 = T_35638[UInt<4>("h08")], clk
    debug_entry[17].busy <= T_45706 @[rob.scala 552:43] 
    debug_entry[17].uop <- T_38110[UInt<4>("h08")] @[rob.scala 553:42] 
    wire T_45795 : UInt<64> @[rob.scala 899:26] 
    T_45795 is invalid @[rob.scala 899:26] 
    node T_45797 = dshr(UInt<5>("h08"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_45798 = T_23555[T_45797], clk
    node T_45800 = dshl(T_45798, UInt<2>("h03")) @[rob.scala 900:45] 
    T_45795 <= T_45800 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_45803 = dshr(UInt<5>("h08"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_45804 = T_23558[T_45803], clk
      node T_45806 = dshl(T_45804, UInt<2>("h03")) @[rob.scala 904:48] 
      T_45795 <= T_45806 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_45807 = bits(T_45795, 39, 0) @[rob.scala 906:20] 
    node T_45808 = bits(T_45807, 39, 39) @[util.scala 114:43] 
    node T_45809 = bits(T_45808, 0, 0) @[Bitwise.scala 33:15] 
    node T_45812 = mux(T_45809, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_45813 = cat(T_45812, T_45807) @[Cat.scala 20:58] 
    node T_45815 = add(T_45813, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_45816 = tail(T_45815, 1) @[rob.scala 554:94] 
    debug_entry[17].uop.pc <= T_45816 @[rob.scala 554:45] 
    infer mport T_45818 = T_40239[UInt<4>("h08")], clk
    debug_entry[17].exception <= T_45818 @[rob.scala 555:48] 
    debug_entry[19].valid <= T_35634[9] @[rob.scala 551:44] 
    infer mport T_45820 = T_35638[UInt<4>("h09")], clk
    debug_entry[19].busy <= T_45820 @[rob.scala 552:43] 
    debug_entry[19].uop <- T_38110[UInt<4>("h09")] @[rob.scala 553:42] 
    wire T_45909 : UInt<64> @[rob.scala 899:26] 
    T_45909 is invalid @[rob.scala 899:26] 
    node T_45911 = dshr(UInt<5>("h09"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_45912 = T_23555[T_45911], clk
    node T_45914 = dshl(T_45912, UInt<2>("h03")) @[rob.scala 900:45] 
    T_45909 <= T_45914 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_45917 = dshr(UInt<5>("h09"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_45918 = T_23558[T_45917], clk
      node T_45920 = dshl(T_45918, UInt<2>("h03")) @[rob.scala 904:48] 
      T_45909 <= T_45920 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_45921 = bits(T_45909, 39, 0) @[rob.scala 906:20] 
    node T_45922 = bits(T_45921, 39, 39) @[util.scala 114:43] 
    node T_45923 = bits(T_45922, 0, 0) @[Bitwise.scala 33:15] 
    node T_45926 = mux(T_45923, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_45927 = cat(T_45926, T_45921) @[Cat.scala 20:58] 
    node T_45929 = add(T_45927, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_45930 = tail(T_45929, 1) @[rob.scala 554:94] 
    debug_entry[19].uop.pc <= T_45930 @[rob.scala 554:45] 
    infer mport T_45932 = T_40239[UInt<4>("h09")], clk
    debug_entry[19].exception <= T_45932 @[rob.scala 555:48] 
    debug_entry[21].valid <= T_35634[10] @[rob.scala 551:44] 
    infer mport T_45934 = T_35638[UInt<4>("h0a")], clk
    debug_entry[21].busy <= T_45934 @[rob.scala 552:43] 
    debug_entry[21].uop <- T_38110[UInt<4>("h0a")] @[rob.scala 553:42] 
    wire T_46023 : UInt<64> @[rob.scala 899:26] 
    T_46023 is invalid @[rob.scala 899:26] 
    node T_46025 = dshr(UInt<5>("h0a"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_46026 = T_23555[T_46025], clk
    node T_46028 = dshl(T_46026, UInt<2>("h03")) @[rob.scala 900:45] 
    T_46023 <= T_46028 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_46031 = dshr(UInt<5>("h0a"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_46032 = T_23558[T_46031], clk
      node T_46034 = dshl(T_46032, UInt<2>("h03")) @[rob.scala 904:48] 
      T_46023 <= T_46034 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_46035 = bits(T_46023, 39, 0) @[rob.scala 906:20] 
    node T_46036 = bits(T_46035, 39, 39) @[util.scala 114:43] 
    node T_46037 = bits(T_46036, 0, 0) @[Bitwise.scala 33:15] 
    node T_46040 = mux(T_46037, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_46041 = cat(T_46040, T_46035) @[Cat.scala 20:58] 
    node T_46043 = add(T_46041, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_46044 = tail(T_46043, 1) @[rob.scala 554:94] 
    debug_entry[21].uop.pc <= T_46044 @[rob.scala 554:45] 
    infer mport T_46046 = T_40239[UInt<4>("h0a")], clk
    debug_entry[21].exception <= T_46046 @[rob.scala 555:48] 
    debug_entry[23].valid <= T_35634[11] @[rob.scala 551:44] 
    infer mport T_46048 = T_35638[UInt<4>("h0b")], clk
    debug_entry[23].busy <= T_46048 @[rob.scala 552:43] 
    debug_entry[23].uop <- T_38110[UInt<4>("h0b")] @[rob.scala 553:42] 
    wire T_46137 : UInt<64> @[rob.scala 899:26] 
    T_46137 is invalid @[rob.scala 899:26] 
    node T_46139 = dshr(UInt<5>("h0b"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_46140 = T_23555[T_46139], clk
    node T_46142 = dshl(T_46140, UInt<2>("h03")) @[rob.scala 900:45] 
    T_46137 <= T_46142 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_46145 = dshr(UInt<5>("h0b"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_46146 = T_23558[T_46145], clk
      node T_46148 = dshl(T_46146, UInt<2>("h03")) @[rob.scala 904:48] 
      T_46137 <= T_46148 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_46149 = bits(T_46137, 39, 0) @[rob.scala 906:20] 
    node T_46150 = bits(T_46149, 39, 39) @[util.scala 114:43] 
    node T_46151 = bits(T_46150, 0, 0) @[Bitwise.scala 33:15] 
    node T_46154 = mux(T_46151, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_46155 = cat(T_46154, T_46149) @[Cat.scala 20:58] 
    node T_46157 = add(T_46155, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_46158 = tail(T_46157, 1) @[rob.scala 554:94] 
    debug_entry[23].uop.pc <= T_46158 @[rob.scala 554:45] 
    infer mport T_46160 = T_40239[UInt<4>("h0b")], clk
    debug_entry[23].exception <= T_46160 @[rob.scala 555:48] 
    debug_entry[25].valid <= T_35634[12] @[rob.scala 551:44] 
    infer mport T_46162 = T_35638[UInt<4>("h0c")], clk
    debug_entry[25].busy <= T_46162 @[rob.scala 552:43] 
    debug_entry[25].uop <- T_38110[UInt<4>("h0c")] @[rob.scala 553:42] 
    wire T_46251 : UInt<64> @[rob.scala 899:26] 
    T_46251 is invalid @[rob.scala 899:26] 
    node T_46253 = dshr(UInt<5>("h0c"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_46254 = T_23555[T_46253], clk
    node T_46256 = dshl(T_46254, UInt<2>("h03")) @[rob.scala 900:45] 
    T_46251 <= T_46256 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_46259 = dshr(UInt<5>("h0c"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_46260 = T_23558[T_46259], clk
      node T_46262 = dshl(T_46260, UInt<2>("h03")) @[rob.scala 904:48] 
      T_46251 <= T_46262 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_46263 = bits(T_46251, 39, 0) @[rob.scala 906:20] 
    node T_46264 = bits(T_46263, 39, 39) @[util.scala 114:43] 
    node T_46265 = bits(T_46264, 0, 0) @[Bitwise.scala 33:15] 
    node T_46268 = mux(T_46265, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_46269 = cat(T_46268, T_46263) @[Cat.scala 20:58] 
    node T_46271 = add(T_46269, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_46272 = tail(T_46271, 1) @[rob.scala 554:94] 
    debug_entry[25].uop.pc <= T_46272 @[rob.scala 554:45] 
    infer mport T_46274 = T_40239[UInt<4>("h0c")], clk
    debug_entry[25].exception <= T_46274 @[rob.scala 555:48] 
    debug_entry[27].valid <= T_35634[13] @[rob.scala 551:44] 
    infer mport T_46276 = T_35638[UInt<4>("h0d")], clk
    debug_entry[27].busy <= T_46276 @[rob.scala 552:43] 
    debug_entry[27].uop <- T_38110[UInt<4>("h0d")] @[rob.scala 553:42] 
    wire T_46365 : UInt<64> @[rob.scala 899:26] 
    T_46365 is invalid @[rob.scala 899:26] 
    node T_46367 = dshr(UInt<5>("h0d"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_46368 = T_23555[T_46367], clk
    node T_46370 = dshl(T_46368, UInt<2>("h03")) @[rob.scala 900:45] 
    T_46365 <= T_46370 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_46373 = dshr(UInt<5>("h0d"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_46374 = T_23558[T_46373], clk
      node T_46376 = dshl(T_46374, UInt<2>("h03")) @[rob.scala 904:48] 
      T_46365 <= T_46376 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_46377 = bits(T_46365, 39, 0) @[rob.scala 906:20] 
    node T_46378 = bits(T_46377, 39, 39) @[util.scala 114:43] 
    node T_46379 = bits(T_46378, 0, 0) @[Bitwise.scala 33:15] 
    node T_46382 = mux(T_46379, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_46383 = cat(T_46382, T_46377) @[Cat.scala 20:58] 
    node T_46385 = add(T_46383, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_46386 = tail(T_46385, 1) @[rob.scala 554:94] 
    debug_entry[27].uop.pc <= T_46386 @[rob.scala 554:45] 
    infer mport T_46388 = T_40239[UInt<4>("h0d")], clk
    debug_entry[27].exception <= T_46388 @[rob.scala 555:48] 
    debug_entry[29].valid <= T_35634[14] @[rob.scala 551:44] 
    infer mport T_46390 = T_35638[UInt<4>("h0e")], clk
    debug_entry[29].busy <= T_46390 @[rob.scala 552:43] 
    debug_entry[29].uop <- T_38110[UInt<4>("h0e")] @[rob.scala 553:42] 
    wire T_46479 : UInt<64> @[rob.scala 899:26] 
    T_46479 is invalid @[rob.scala 899:26] 
    node T_46481 = dshr(UInt<5>("h0e"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_46482 = T_23555[T_46481], clk
    node T_46484 = dshl(T_46482, UInt<2>("h03")) @[rob.scala 900:45] 
    T_46479 <= T_46484 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_46487 = dshr(UInt<5>("h0e"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_46488 = T_23558[T_46487], clk
      node T_46490 = dshl(T_46488, UInt<2>("h03")) @[rob.scala 904:48] 
      T_46479 <= T_46490 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_46491 = bits(T_46479, 39, 0) @[rob.scala 906:20] 
    node T_46492 = bits(T_46491, 39, 39) @[util.scala 114:43] 
    node T_46493 = bits(T_46492, 0, 0) @[Bitwise.scala 33:15] 
    node T_46496 = mux(T_46493, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_46497 = cat(T_46496, T_46491) @[Cat.scala 20:58] 
    node T_46499 = add(T_46497, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_46500 = tail(T_46499, 1) @[rob.scala 554:94] 
    debug_entry[29].uop.pc <= T_46500 @[rob.scala 554:45] 
    infer mport T_46502 = T_40239[UInt<4>("h0e")], clk
    debug_entry[29].exception <= T_46502 @[rob.scala 555:48] 
    debug_entry[31].valid <= T_35634[15] @[rob.scala 551:44] 
    infer mport T_46504 = T_35638[UInt<4>("h0f")], clk
    debug_entry[31].busy <= T_46504 @[rob.scala 552:43] 
    debug_entry[31].uop <- T_38110[UInt<4>("h0f")] @[rob.scala 553:42] 
    wire T_46593 : UInt<64> @[rob.scala 899:26] 
    T_46593 is invalid @[rob.scala 899:26] 
    node T_46595 = dshr(UInt<5>("h0f"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_46596 = T_23555[T_46595], clk
    node T_46598 = dshl(T_46596, UInt<2>("h03")) @[rob.scala 900:45] 
    T_46593 <= T_46598 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_46601 = dshr(UInt<5>("h0f"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_46602 = T_23558[T_46601], clk
      node T_46604 = dshl(T_46602, UInt<2>("h03")) @[rob.scala 904:48] 
      T_46593 <= T_46604 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_46605 = bits(T_46593, 39, 0) @[rob.scala 906:20] 
    node T_46606 = bits(T_46605, 39, 39) @[util.scala 114:43] 
    node T_46607 = bits(T_46606, 0, 0) @[Bitwise.scala 33:15] 
    node T_46610 = mux(T_46607, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_46611 = cat(T_46610, T_46605) @[Cat.scala 20:58] 
    node T_46613 = add(T_46611, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_46614 = tail(T_46613, 1) @[rob.scala 554:94] 
    debug_entry[31].uop.pc <= T_46614 @[rob.scala 554:45] 
    infer mport T_46616 = T_40239[UInt<4>("h0f")], clk
    debug_entry[31].exception <= T_46616 @[rob.scala 555:48] 
    debug_entry[33].valid <= T_35634[16] @[rob.scala 551:44] 
    infer mport T_46618 = T_35638[UInt<5>("h010")], clk
    debug_entry[33].busy <= T_46618 @[rob.scala 552:43] 
    debug_entry[33].uop <- T_38110[UInt<5>("h010")] @[rob.scala 553:42] 
    wire T_46707 : UInt<64> @[rob.scala 899:26] 
    T_46707 is invalid @[rob.scala 899:26] 
    node T_46709 = dshr(UInt<5>("h010"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_46710 = T_23555[T_46709], clk
    node T_46712 = dshl(T_46710, UInt<2>("h03")) @[rob.scala 900:45] 
    T_46707 <= T_46712 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_46715 = dshr(UInt<5>("h010"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_46716 = T_23558[T_46715], clk
      node T_46718 = dshl(T_46716, UInt<2>("h03")) @[rob.scala 904:48] 
      T_46707 <= T_46718 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_46719 = bits(T_46707, 39, 0) @[rob.scala 906:20] 
    node T_46720 = bits(T_46719, 39, 39) @[util.scala 114:43] 
    node T_46721 = bits(T_46720, 0, 0) @[Bitwise.scala 33:15] 
    node T_46724 = mux(T_46721, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_46725 = cat(T_46724, T_46719) @[Cat.scala 20:58] 
    node T_46727 = add(T_46725, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_46728 = tail(T_46727, 1) @[rob.scala 554:94] 
    debug_entry[33].uop.pc <= T_46728 @[rob.scala 554:45] 
    infer mport T_46730 = T_40239[UInt<5>("h010")], clk
    debug_entry[33].exception <= T_46730 @[rob.scala 555:48] 
    debug_entry[35].valid <= T_35634[17] @[rob.scala 551:44] 
    infer mport T_46732 = T_35638[UInt<5>("h011")], clk
    debug_entry[35].busy <= T_46732 @[rob.scala 552:43] 
    debug_entry[35].uop <- T_38110[UInt<5>("h011")] @[rob.scala 553:42] 
    wire T_46821 : UInt<64> @[rob.scala 899:26] 
    T_46821 is invalid @[rob.scala 899:26] 
    node T_46823 = dshr(UInt<5>("h011"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_46824 = T_23555[T_46823], clk
    node T_46826 = dshl(T_46824, UInt<2>("h03")) @[rob.scala 900:45] 
    T_46821 <= T_46826 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_46829 = dshr(UInt<5>("h011"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_46830 = T_23558[T_46829], clk
      node T_46832 = dshl(T_46830, UInt<2>("h03")) @[rob.scala 904:48] 
      T_46821 <= T_46832 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_46833 = bits(T_46821, 39, 0) @[rob.scala 906:20] 
    node T_46834 = bits(T_46833, 39, 39) @[util.scala 114:43] 
    node T_46835 = bits(T_46834, 0, 0) @[Bitwise.scala 33:15] 
    node T_46838 = mux(T_46835, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_46839 = cat(T_46838, T_46833) @[Cat.scala 20:58] 
    node T_46841 = add(T_46839, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_46842 = tail(T_46841, 1) @[rob.scala 554:94] 
    debug_entry[35].uop.pc <= T_46842 @[rob.scala 554:45] 
    infer mport T_46844 = T_40239[UInt<5>("h011")], clk
    debug_entry[35].exception <= T_46844 @[rob.scala 555:48] 
    debug_entry[37].valid <= T_35634[18] @[rob.scala 551:44] 
    infer mport T_46846 = T_35638[UInt<5>("h012")], clk
    debug_entry[37].busy <= T_46846 @[rob.scala 552:43] 
    debug_entry[37].uop <- T_38110[UInt<5>("h012")] @[rob.scala 553:42] 
    wire T_46935 : UInt<64> @[rob.scala 899:26] 
    T_46935 is invalid @[rob.scala 899:26] 
    node T_46937 = dshr(UInt<5>("h012"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_46938 = T_23555[T_46937], clk
    node T_46940 = dshl(T_46938, UInt<2>("h03")) @[rob.scala 900:45] 
    T_46935 <= T_46940 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_46943 = dshr(UInt<5>("h012"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_46944 = T_23558[T_46943], clk
      node T_46946 = dshl(T_46944, UInt<2>("h03")) @[rob.scala 904:48] 
      T_46935 <= T_46946 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_46947 = bits(T_46935, 39, 0) @[rob.scala 906:20] 
    node T_46948 = bits(T_46947, 39, 39) @[util.scala 114:43] 
    node T_46949 = bits(T_46948, 0, 0) @[Bitwise.scala 33:15] 
    node T_46952 = mux(T_46949, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_46953 = cat(T_46952, T_46947) @[Cat.scala 20:58] 
    node T_46955 = add(T_46953, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_46956 = tail(T_46955, 1) @[rob.scala 554:94] 
    debug_entry[37].uop.pc <= T_46956 @[rob.scala 554:45] 
    infer mport T_46958 = T_40239[UInt<5>("h012")], clk
    debug_entry[37].exception <= T_46958 @[rob.scala 555:48] 
    debug_entry[39].valid <= T_35634[19] @[rob.scala 551:44] 
    infer mport T_46960 = T_35638[UInt<5>("h013")], clk
    debug_entry[39].busy <= T_46960 @[rob.scala 552:43] 
    debug_entry[39].uop <- T_38110[UInt<5>("h013")] @[rob.scala 553:42] 
    wire T_47049 : UInt<64> @[rob.scala 899:26] 
    T_47049 is invalid @[rob.scala 899:26] 
    node T_47051 = dshr(UInt<5>("h013"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_47052 = T_23555[T_47051], clk
    node T_47054 = dshl(T_47052, UInt<2>("h03")) @[rob.scala 900:45] 
    T_47049 <= T_47054 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_47057 = dshr(UInt<5>("h013"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_47058 = T_23558[T_47057], clk
      node T_47060 = dshl(T_47058, UInt<2>("h03")) @[rob.scala 904:48] 
      T_47049 <= T_47060 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_47061 = bits(T_47049, 39, 0) @[rob.scala 906:20] 
    node T_47062 = bits(T_47061, 39, 39) @[util.scala 114:43] 
    node T_47063 = bits(T_47062, 0, 0) @[Bitwise.scala 33:15] 
    node T_47066 = mux(T_47063, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_47067 = cat(T_47066, T_47061) @[Cat.scala 20:58] 
    node T_47069 = add(T_47067, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_47070 = tail(T_47069, 1) @[rob.scala 554:94] 
    debug_entry[39].uop.pc <= T_47070 @[rob.scala 554:45] 
    infer mport T_47072 = T_40239[UInt<5>("h013")], clk
    debug_entry[39].exception <= T_47072 @[rob.scala 555:48] 
    debug_entry[41].valid <= T_35634[20] @[rob.scala 551:44] 
    infer mport T_47074 = T_35638[UInt<5>("h014")], clk
    debug_entry[41].busy <= T_47074 @[rob.scala 552:43] 
    debug_entry[41].uop <- T_38110[UInt<5>("h014")] @[rob.scala 553:42] 
    wire T_47163 : UInt<64> @[rob.scala 899:26] 
    T_47163 is invalid @[rob.scala 899:26] 
    node T_47165 = dshr(UInt<5>("h014"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_47166 = T_23555[T_47165], clk
    node T_47168 = dshl(T_47166, UInt<2>("h03")) @[rob.scala 900:45] 
    T_47163 <= T_47168 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_47171 = dshr(UInt<5>("h014"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_47172 = T_23558[T_47171], clk
      node T_47174 = dshl(T_47172, UInt<2>("h03")) @[rob.scala 904:48] 
      T_47163 <= T_47174 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_47175 = bits(T_47163, 39, 0) @[rob.scala 906:20] 
    node T_47176 = bits(T_47175, 39, 39) @[util.scala 114:43] 
    node T_47177 = bits(T_47176, 0, 0) @[Bitwise.scala 33:15] 
    node T_47180 = mux(T_47177, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_47181 = cat(T_47180, T_47175) @[Cat.scala 20:58] 
    node T_47183 = add(T_47181, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_47184 = tail(T_47183, 1) @[rob.scala 554:94] 
    debug_entry[41].uop.pc <= T_47184 @[rob.scala 554:45] 
    infer mport T_47186 = T_40239[UInt<5>("h014")], clk
    debug_entry[41].exception <= T_47186 @[rob.scala 555:48] 
    debug_entry[43].valid <= T_35634[21] @[rob.scala 551:44] 
    infer mport T_47188 = T_35638[UInt<5>("h015")], clk
    debug_entry[43].busy <= T_47188 @[rob.scala 552:43] 
    debug_entry[43].uop <- T_38110[UInt<5>("h015")] @[rob.scala 553:42] 
    wire T_47277 : UInt<64> @[rob.scala 899:26] 
    T_47277 is invalid @[rob.scala 899:26] 
    node T_47279 = dshr(UInt<5>("h015"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_47280 = T_23555[T_47279], clk
    node T_47282 = dshl(T_47280, UInt<2>("h03")) @[rob.scala 900:45] 
    T_47277 <= T_47282 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_47285 = dshr(UInt<5>("h015"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_47286 = T_23558[T_47285], clk
      node T_47288 = dshl(T_47286, UInt<2>("h03")) @[rob.scala 904:48] 
      T_47277 <= T_47288 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_47289 = bits(T_47277, 39, 0) @[rob.scala 906:20] 
    node T_47290 = bits(T_47289, 39, 39) @[util.scala 114:43] 
    node T_47291 = bits(T_47290, 0, 0) @[Bitwise.scala 33:15] 
    node T_47294 = mux(T_47291, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_47295 = cat(T_47294, T_47289) @[Cat.scala 20:58] 
    node T_47297 = add(T_47295, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_47298 = tail(T_47297, 1) @[rob.scala 554:94] 
    debug_entry[43].uop.pc <= T_47298 @[rob.scala 554:45] 
    infer mport T_47300 = T_40239[UInt<5>("h015")], clk
    debug_entry[43].exception <= T_47300 @[rob.scala 555:48] 
    debug_entry[45].valid <= T_35634[22] @[rob.scala 551:44] 
    infer mport T_47302 = T_35638[UInt<5>("h016")], clk
    debug_entry[45].busy <= T_47302 @[rob.scala 552:43] 
    debug_entry[45].uop <- T_38110[UInt<5>("h016")] @[rob.scala 553:42] 
    wire T_47391 : UInt<64> @[rob.scala 899:26] 
    T_47391 is invalid @[rob.scala 899:26] 
    node T_47393 = dshr(UInt<5>("h016"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_47394 = T_23555[T_47393], clk
    node T_47396 = dshl(T_47394, UInt<2>("h03")) @[rob.scala 900:45] 
    T_47391 <= T_47396 @[rob.scala 900:16] 
    when UInt<1>("h00") : @[rob.scala 903:10] 
      node T_47399 = dshr(UInt<5>("h016"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_47400 = T_23558[T_47399], clk
      node T_47402 = dshl(T_47400, UInt<2>("h03")) @[rob.scala 904:48] 
      T_47391 <= T_47402 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_47403 = bits(T_47391, 39, 0) @[rob.scala 906:20] 
    node T_47404 = bits(T_47403, 39, 39) @[util.scala 114:43] 
    node T_47405 = bits(T_47404, 0, 0) @[Bitwise.scala 33:15] 
    node T_47408 = mux(T_47405, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_47409 = cat(T_47408, T_47403) @[Cat.scala 20:58] 
    node T_47411 = add(T_47409, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_47412 = tail(T_47411, 1) @[rob.scala 554:94] 
    debug_entry[45].uop.pc <= T_47412 @[rob.scala 554:45] 
    infer mport T_47414 = T_40239[UInt<5>("h016")], clk
    debug_entry[45].exception <= T_47414 @[rob.scala 555:48] 
    debug_entry[47].valid <= T_35634[23] @[rob.scala 551:44] 
    infer mport T_47416 = T_35638[UInt<5>("h017")], clk
    debug_entry[47].busy <= T_47416 @[rob.scala 552:43] 
    debug_entry[47].uop <- T_38110[UInt<5>("h017")] @[rob.scala 553:42] 
    wire T_47505 : UInt<64> @[rob.scala 899:26] 
    T_47505 is invalid @[rob.scala 899:26] 
    node T_47507 = dshr(UInt<5>("h017"), UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_47508 = T_23555[T_47507], clk
    node T_47510 = dshl(T_47508, UInt<2>("h03")) @[rob.scala 900:45] 
    T_47505 <= T_47510 @[rob.scala 900:16] 
    when UInt<1>("h01") : @[rob.scala 903:10] 
      node T_47513 = dshr(UInt<5>("h017"), UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_47514 = T_23558[T_47513], clk
      node T_47516 = dshl(T_47514, UInt<2>("h03")) @[rob.scala 904:48] 
      T_47505 <= T_47516 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_47517 = bits(T_47505, 39, 0) @[rob.scala 906:20] 
    node T_47518 = bits(T_47517, 39, 39) @[util.scala 114:43] 
    node T_47519 = bits(T_47518, 0, 0) @[Bitwise.scala 33:15] 
    node T_47522 = mux(T_47519, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_47523 = cat(T_47522, T_47517) @[Cat.scala 20:58] 
    node T_47525 = add(T_47523, UInt<3>("h04")) @[rob.scala 554:94] 
    node T_47526 = tail(T_47525, 1) @[rob.scala 554:94] 
    debug_entry[47].uop.pc <= T_47526 @[rob.scala 554:45] 
    infer mport T_47528 = T_40239[UInt<5>("h017")], clk
    debug_entry[47].exception <= T_47528 @[rob.scala 555:48] 
    node T_47529 = neq(rob_state, UInt<2>("h01")) @[rob.scala 574:34] 
    node T_47530 = neq(rob_state, UInt<2>("h03")) @[rob.scala 574:62] 
    node T_47531 = and(T_47529, T_47530) @[rob.scala 574:48] 
    node T_47535 = eq(T_47531, UInt<1>("h00")) @[rob.scala 583:57] 
    node T_47536 = and(can_throw_exception[0], T_47535) @[rob.scala 583:54] 
    node T_47538 = eq(UInt<1>("h00"), UInt<1>("h00")) @[rob.scala 583:74] 
    node T_47539 = and(T_47536, T_47538) @[rob.scala 583:71] 
    node T_47540 = or(T_47539, UInt<1>("h00")) @[rob.scala 583:87] 
    node T_47542 = eq(can_throw_exception[0], UInt<1>("h00")) @[rob.scala 585:48] 
    node T_47543 = and(can_commit[0], T_47542) @[rob.scala 585:45] 
    node T_47545 = eq(T_47531, UInt<1>("h00")) @[rob.scala 585:75] 
    node T_47546 = and(T_47543, T_47545) @[rob.scala 585:72] 
    will_commit[0] <= T_47546 @[rob.scala 585:28] 
    node T_47548 = eq(can_commit[0], UInt<1>("h00")) @[rob.scala 587:31] 
    node T_47549 = or(T_47548, can_throw_exception[0]) @[rob.scala 587:46] 
    node T_47550 = and(rob_head_vals[0], T_47549) @[rob.scala 586:48] 
    node T_47551 = or(T_47550, T_47531) @[rob.scala 587:74] 
    node T_47553 = eq(T_47551, UInt<1>("h00")) @[rob.scala 583:57] 
    node T_47554 = and(can_throw_exception[1], T_47553) @[rob.scala 583:54] 
    node T_47556 = eq(will_commit[0], UInt<1>("h00")) @[rob.scala 583:74] 
    node T_47557 = and(T_47554, T_47556) @[rob.scala 583:71] 
    node will_throw_exception = or(T_47557, T_47540) @[rob.scala 583:87] 
    node T_47559 = eq(can_throw_exception[1], UInt<1>("h00")) @[rob.scala 585:48] 
    node T_47560 = and(can_commit[1], T_47559) @[rob.scala 585:45] 
    node T_47562 = eq(T_47551, UInt<1>("h00")) @[rob.scala 585:75] 
    node T_47563 = and(T_47560, T_47562) @[rob.scala 585:72] 
    will_commit[1] <= T_47563 @[rob.scala 585:28] 
    node T_47565 = eq(can_commit[1], UInt<1>("h00")) @[rob.scala 587:31] 
    node T_47566 = or(T_47565, can_throw_exception[1]) @[rob.scala 587:46] 
    node T_47567 = and(rob_head_vals[1], T_47566) @[rob.scala 586:48] 
    node block_commit = or(T_47567, T_47551) @[rob.scala 587:74] 
    node T_47568 = or(will_throw_exception, io.cxcpt.valid) @[rob.scala 593:48] 
    refetch_inst <= T_47568 @[rob.scala 593:24] 
    node T_47569 = eq(io.com_exc_cause, UInt<4>("h0d")) @[rob.scala 594:45] 
    node T_47570 = eq(io.com_exc_cause, UInt<4>("h0e")) @[rob.scala 595:45] 
    node is_mini_exception = or(T_47569, T_47570) @[rob.scala 594:77] 
    node T_47572 = eq(is_mini_exception, UInt<1>("h00")) @[rob.scala 596:47] 
    node T_47573 = and(refetch_inst, T_47572) @[rob.scala 596:44] 
    io.com_exception <= T_47573 @[rob.scala 596:24] 
    io.com_exc_cause <= r_xcpt_uop.exc_cause @[rob.scala 597:24] 
    io.com_handling_exc <= refetch_inst @[rob.scala 599:24] 
    node T_47574 = eq(io.com_exc_cause, UInt<4>("h0d")) @[rob.scala 601:68] 
    node T_47575 = and(refetch_inst, T_47574) @[rob.scala 601:48] 
    reg T_47576 : UInt<1>, clk
    T_47576 <= T_47575
    io.lsu_misspec <= T_47576 @[rob.scala 601:19] 
    node T_47577 = bits(r_xcpt_badvaddr, 39, 39) @[util.scala 114:43] 
    node T_47578 = bits(T_47577, 0, 0) @[Bitwise.scala 33:15] 
    node T_47581 = mux(T_47578, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_47582 = cat(T_47581, r_xcpt_badvaddr) @[Cat.scala 20:58] 
    io.com_badvaddr <= T_47582 @[rob.scala 602:20] 
    wire T_47584 : UInt<64> @[rob.scala 899:26] 
    T_47584 is invalid @[rob.scala 899:26] 
    node T_47586 = dshr(rob_head, UInt<1>("h01")) @[rob.scala 900:33] 
    infer mport T_47587 = T_23555[T_47586], clk
    node T_47589 = dshl(T_47587, UInt<2>("h03")) @[rob.scala 900:45] 
    T_47584 <= T_47589 @[rob.scala 900:16] 
    node T_47590 = bits(rob_head, 0, 0) @[rob.scala 902:23] 
    when T_47590 : @[rob.scala 903:10] 
      node T_47592 = dshr(rob_head, UInt<1>("h01")) @[rob.scala 904:36] 
      infer mport T_47593 = T_23558[T_47592], clk
      node T_47595 = dshl(T_47593, UInt<2>("h03")) @[rob.scala 904:48] 
      T_47584 <= T_47595 @[rob.scala 904:19] 
      skip @[rob.scala 903:10] 
    node T_47596 = bits(T_47584, 39, 0) @[rob.scala 906:20] 
    node T_47597 = bits(T_47596, 39, 39) @[util.scala 114:43] 
    node T_47598 = bits(T_47597, 0, 0) @[Bitwise.scala 33:15] 
    node T_47601 = mux(T_47598, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 33:12] 
    node T_47602 = cat(T_47601, T_47596) @[Cat.scala 20:58] 
    node T_47605 = mux(rob_head_vals[0], UInt<1>("h00"), UInt<3>("h04")) @[Mux.scala 31:69] 
    node T_47606 = add(T_47602, T_47605) @[rob.scala 605:46] 
    node T_47607 = tail(T_47606, 1) @[rob.scala 605:46] 
    node T_47610 = mux(refetch_inst, UInt<1>("h00"), UInt<3>("h04")) @[rob.scala 607:23] 
    node T_47611 = add(T_47607, T_47610) @[rob.scala 606:86] 
    node T_47612 = tail(T_47611, 1) @[rob.scala 606:86] 
    io.flush_pc <= T_47612 @[rob.scala 605:17] 
    node T_47613 = and(io.com_valids[0], io.com_uops[0].flush_on_commit) @[rob.scala 609:64] 
    node T_47614 = and(io.com_valids[1], io.com_uops[1].flush_on_commit) @[rob.scala 609:64] 
    node T_47615 = or(T_47613, T_47614) @[rob.scala 609:108] 
    node flush_val = or(refetch_inst, T_47615) @[rob.scala 608:37] 
    io.flush_take_pc <= flush_val @[rob.scala 611:22] 
    reg T_47616 : UInt<1>, clk
    T_47616 <= flush_val
    io.flush_pipeline <= T_47616 @[rob.scala 612:22] 
    wire fflags_val : UInt<1>[2] @[rob.scala 618:25] 
    fflags_val is invalid @[rob.scala 618:25] 
    wire fflags : UInt<5>[2] @[rob.scala 619:25] 
    fflags is invalid @[rob.scala 619:25] 
    node T_47631 = and(io.com_valids[0], io.com_uops[0].fp_val) @[rob.scala 624:41] 
    node T_47632 = or(io.com_uops[0].is_load, io.com_uops[0].is_store) @[rob.scala 626:48] 
    node T_47634 = eq(T_47632, UInt<1>("h00")) @[rob.scala 626:23] 
    node T_47635 = and(T_47631, T_47634) @[rob.scala 625:46] 
    fflags_val[0] <= T_47635 @[rob.scala 624:21] 
    node T_47637 = mux(fflags_val[0], rob_head_fflags[0], UInt<1>("h00")) @[rob.scala 628:23] 
    fflags[0] <= T_47637 @[rob.scala 628:17] 
    node T_47639 = eq(io.com_uops[0].fp_val, UInt<1>("h00")) @[rob.scala 631:16] 
    node T_47640 = and(io.com_valids[0], T_47639) @[rob.scala 630:34] 
    node T_47642 = neq(rob_head_fflags[0], UInt<1>("h00")) @[rob.scala 632:35] 
    node T_47643 = and(T_47640, T_47642) @[rob.scala 631:39] 
    node T_47645 = eq(T_47643, UInt<1>("h00")) @[rob.scala 630:15] 
    node T_47646 = or(T_47645, reset) @[rob.scala 630:14] 
    node T_47648 = eq(T_47646, UInt<1>("h00")) @[rob.scala 630:14] 
    when T_47648 : @[rob.scala 630:14] 
      printf(clk, UInt<1>(1), "Assertion failed: Committed non-FP instruction has non-zero fflag bits.\n    at rob.scala:630 assert (!(io.com_valids(w) &&\n") @[rob.scala 630:14] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 630:14] 
      skip @[rob.scala 630:14] 
    node T_47649 = and(io.com_valids[0], io.com_uops[0].fp_val) @[rob.scala 634:34] 
    node T_47650 = or(io.com_uops[0].is_load, io.com_uops[0].is_store) @[rob.scala 636:40] 
    node T_47651 = and(T_47649, T_47650) @[rob.scala 635:38] 
    node T_47653 = neq(rob_head_fflags[0], UInt<1>("h00")) @[rob.scala 637:35] 
    node T_47654 = and(T_47651, T_47653) @[rob.scala 636:68] 
    node T_47656 = eq(T_47654, UInt<1>("h00")) @[rob.scala 634:15] 
    node T_47657 = or(T_47656, reset) @[rob.scala 634:14] 
    node T_47659 = eq(T_47657, UInt<1>("h00")) @[rob.scala 634:14] 
    when T_47659 : @[rob.scala 634:14] 
      printf(clk, UInt<1>(1), "Assertion failed: Committed FP load or store has non-zero fflag bits.\n    at rob.scala:634 assert (!(io.com_valids(w) &&\n") @[rob.scala 634:14] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 634:14] 
      skip @[rob.scala 634:14] 
    node T_47660 = and(io.com_valids[1], io.com_uops[1].fp_val) @[rob.scala 624:41] 
    node T_47661 = or(io.com_uops[1].is_load, io.com_uops[1].is_store) @[rob.scala 626:48] 
    node T_47663 = eq(T_47661, UInt<1>("h00")) @[rob.scala 626:23] 
    node T_47664 = and(T_47660, T_47663) @[rob.scala 625:46] 
    fflags_val[1] <= T_47664 @[rob.scala 624:21] 
    node T_47666 = mux(fflags_val[1], rob_head_fflags[1], UInt<1>("h00")) @[rob.scala 628:23] 
    fflags[1] <= T_47666 @[rob.scala 628:17] 
    node T_47668 = eq(io.com_uops[1].fp_val, UInt<1>("h00")) @[rob.scala 631:16] 
    node T_47669 = and(io.com_valids[1], T_47668) @[rob.scala 630:34] 
    node T_47671 = neq(rob_head_fflags[1], UInt<1>("h00")) @[rob.scala 632:35] 
    node T_47672 = and(T_47669, T_47671) @[rob.scala 631:39] 
    node T_47674 = eq(T_47672, UInt<1>("h00")) @[rob.scala 630:15] 
    node T_47675 = or(T_47674, reset) @[rob.scala 630:14] 
    node T_47677 = eq(T_47675, UInt<1>("h00")) @[rob.scala 630:14] 
    when T_47677 : @[rob.scala 630:14] 
      printf(clk, UInt<1>(1), "Assertion failed: Committed non-FP instruction has non-zero fflag bits.\n    at rob.scala:630 assert (!(io.com_valids(w) &&\n") @[rob.scala 630:14] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 630:14] 
      skip @[rob.scala 630:14] 
    node T_47678 = and(io.com_valids[1], io.com_uops[1].fp_val) @[rob.scala 634:34] 
    node T_47679 = or(io.com_uops[1].is_load, io.com_uops[1].is_store) @[rob.scala 636:40] 
    node T_47680 = and(T_47678, T_47679) @[rob.scala 635:38] 
    node T_47682 = neq(rob_head_fflags[1], UInt<1>("h00")) @[rob.scala 637:35] 
    node T_47683 = and(T_47680, T_47682) @[rob.scala 636:68] 
    node T_47685 = eq(T_47683, UInt<1>("h00")) @[rob.scala 634:15] 
    node T_47686 = or(T_47685, reset) @[rob.scala 634:14] 
    node T_47688 = eq(T_47686, UInt<1>("h00")) @[rob.scala 634:14] 
    when T_47688 : @[rob.scala 634:14] 
      printf(clk, UInt<1>(1), "Assertion failed: Committed FP load or store has non-zero fflag bits.\n    at rob.scala:634 assert (!(io.com_valids(w) &&\n") @[rob.scala 634:14] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 634:14] 
      skip @[rob.scala 634:14] 
    node T_47689 = or(fflags_val[0], fflags_val[1]) @[rob.scala 640:44] 
    io.com_fflags_val <= T_47689 @[rob.scala 640:22] 
    node T_47690 = or(fflags[0], fflags[1]) @[rob.scala 641:40] 
    io.com_fflags <= T_47690 @[rob.scala 641:22] 
    wire next_xcpt_uop : {valid : UInt<1>, iw_state : UInt<2>, uopc : UInt<9>, inst : UInt<32>, pc : UInt<40>, fu_code : UInt<8>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, rf_wen : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, wakeup_delay : UInt<2>, allocate_brtag : UInt<1>, is_br_or_jmp : UInt<1>, is_jump : UInt<1>, is_jal : UInt<1>, is_ret : UInt<1>, is_call : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, br_prediction : {bpd_predict_val : UInt<1>, bpd_predict_taken : UInt<1>, btb_hit : UInt<1>, btb_predicted : UInt<1>, is_br_or_jalr : UInt<1>}, stat_brjmp_mispredicted : UInt<1>, stat_btb_made_pred : UInt<1>, stat_btb_mispredicted : UInt<1>, stat_bpd_made_pred : UInt<1>, stat_bpd_mispredicted : UInt<1>, fetch_pc_lob : UInt<3>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<6>, ldq_idx : UInt<4>, stq_idx : UInt<4>, brob_idx : UInt<5>, pdst : UInt<7>, pop1 : UInt<7>, pop2 : UInt<7>, pop3 : UInt<7>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, stale_pdst : UInt<7>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<4>, mem_typ : UInt<3>, is_fence : UInt<1>, is_fencei : UInt<1>, is_store : UInt<1>, is_amo : UInt<1>, is_load : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_if : UInt<1>, replay_if : UInt<1>, debug_wdata : UInt<64>, debug_events : {fetch_seq : UInt<32>}} @[rob.scala 651:28] 
    next_xcpt_uop is invalid @[rob.scala 651:28] 
    next_xcpt_uop <- r_xcpt_uop @[rob.scala 652:18] 
    wire dis_xcpts : UInt<1>[2] @[rob.scala 653:24] 
    dis_xcpts is invalid @[rob.scala 653:24] 
    node T_47869 = and(io.dis_valids[0], io.dis_uops[0].exception) @[rob.scala 656:40] 
    dis_xcpts[0] <= T_47869 @[rob.scala 656:20] 
    node T_47870 = and(io.dis_valids[1], io.dis_uops[1].exception) @[rob.scala 656:40] 
    dis_xcpts[1] <= T_47870 @[rob.scala 656:20] 
    node T_47871 = or(io.flush_pipeline, refetch_inst) @[rob.scala 659:30] 
    node T_47873 = eq(T_47871, UInt<1>("h00")) @[rob.scala 659:10] 
    node T_47874 = neq(rob_state, UInt<2>("h02")) @[rob.scala 659:64] 
    node T_47875 = and(T_47873, T_47874) @[rob.scala 659:51] 
    when T_47875 : @[rob.scala 660:4] 
      node T_47876 = or(io.lxcpt.valid, io.bxcpt.valid) @[rob.scala 661:28] 
      when T_47876 : @[rob.scala 662:7] 
        node T_47878 = eq(io.bxcpt.valid, UInt<1>("h00")) @[rob.scala 663:49] 
        node T_47879 = and(io.lxcpt.valid, T_47878) @[rob.scala 663:46] 
        node T_47880 = and(io.lxcpt.valid, io.bxcpt.valid) @[rob.scala 664:46] 
        node T_47881 = leq(io.lxcpt.bits.uop.rob_idx, rob_tail_idx) @[rob.scala 650:58] 
        node T_47882 = cat(T_47881, io.lxcpt.bits.uop.rob_idx) @[Cat.scala 20:58] 
        node T_47883 = leq(io.bxcpt.bits.uop.rob_idx, rob_tail_idx) @[rob.scala 650:80] 
        node T_47884 = cat(T_47883, io.bxcpt.bits.uop.rob_idx) @[Cat.scala 20:58] 
        node T_47885 = lt(T_47882, T_47884) @[rob.scala 650:71] 
        node T_47886 = and(T_47880, T_47885) @[rob.scala 664:64] 
        node T_47887 = or(T_47879, T_47886) @[rob.scala 663:66] 
        node T_47888 = mux(T_47887, io.lxcpt.bits.uop, io.bxcpt.bits.uop) @[rob.scala 666:32] 
        node T_47975 = eq(r_xcpt_val, UInt<1>("h00")) @[rob.scala 667:16] 
        node T_47976 = leq(T_47888.rob_idx, rob_tail_idx) @[rob.scala 650:58] 
        node T_47977 = cat(T_47976, T_47888.rob_idx) @[Cat.scala 20:58] 
        node T_47978 = leq(r_xcpt_uop.rob_idx, rob_tail_idx) @[rob.scala 650:80] 
        node T_47979 = cat(T_47978, r_xcpt_uop.rob_idx) @[Cat.scala 20:58] 
        node T_47980 = lt(T_47977, T_47979) @[rob.scala 650:71] 
        node T_47981 = or(T_47975, T_47980) @[rob.scala 667:28] 
        when T_47981 : @[rob.scala 668:10] 
          r_xcpt_val <= UInt<1>("h01") @[rob.scala 669:37] 
          next_xcpt_uop <- T_47888 @[rob.scala 670:37] 
          node T_47983 = mux(io.lxcpt.valid, io.lxcpt.bits.cause, io.bxcpt.bits.cause) @[rob.scala 671:43] 
          next_xcpt_uop.exc_cause <= T_47983 @[rob.scala 671:37] 
          node T_47984 = mux(io.lxcpt.valid, io.lxcpt.bits.badvaddr, io.bxcpt.bits.badvaddr) @[rob.scala 672:43] 
          r_xcpt_badvaddr <= T_47984 @[rob.scala 672:37] 
          skip @[rob.scala 668:10] 
        skip @[rob.scala 662:7] 
      node T_47986 = eq(r_xcpt_val, UInt<1>("h00")) @[rob.scala 675:18] 
      node T_47987 = or(dis_xcpts[0], dis_xcpts[1]) @[rob.scala 675:51] 
      node T_47988 = and(T_47986, T_47987) @[rob.scala 675:30] 
      node T_47990 = eq(T_47876, UInt<1>("h00")) @[rob.scala 662:7] 
      node T_47991 = and(T_47990, T_47988) @[rob.scala 676:7] 
      when T_47991 : @[rob.scala 676:7] 
        node T_47994 = mux(dis_xcpts[0], UInt<1>("h00"), UInt<1>("h01")) @[rob.scala 677:40] 
        r_xcpt_val <= UInt<1>("h01") @[rob.scala 680:26] 
        next_xcpt_uop <- io.dis_uops[T_47994] @[rob.scala 681:26] 
        node T_48082 = dshl(T_47994, UInt<2>("h02")) @[rob.scala 682:54] 
        node T_48083 = add(io.dis_uops[0].pc, T_48082) @[rob.scala 682:47] 
        node T_48084 = tail(T_48083, 1) @[rob.scala 682:47] 
        r_xcpt_badvaddr <= T_48084 @[rob.scala 682:26] 
        skip @[rob.scala 676:7] 
      skip @[rob.scala 660:4] 
    r_xcpt_uop <- next_xcpt_uop @[rob.scala 686:23] 
    node T_48085 = not(io.brinfo.mask) @[util.scala 32:47] 
    node T_48086 = and(next_xcpt_uop.br_mask, T_48085) @[util.scala 32:45] 
    node T_48087 = mux(io.brinfo.valid, T_48086, next_xcpt_uop.br_mask) @[util.scala 32:17] 
    r_xcpt_uop.br_mask <= T_48087 @[rob.scala 687:23] 
    node T_48088 = and(io.brinfo.valid, io.brinfo.mispredict) @[util.scala 22:28] 
    node T_48089 = and(io.brinfo.mask, next_xcpt_uop.br_mask) @[util.scala 45:52] 
    node T_48091 = neq(T_48089, UInt<1>("h00")) @[util.scala 45:60] 
    node T_48092 = and(T_48088, T_48091) @[util.scala 23:33] 
    node T_48093 = or(io.flush_pipeline, T_48092) @[rob.scala 688:28] 
    when T_48093 : @[rob.scala 689:4] 
      r_xcpt_val <= UInt<1>("h00") @[rob.scala 690:18] 
      skip @[rob.scala 689:4] 
    node T_48096 = eq(io.cxcpt.valid, UInt<1>("h00")) @[rob.scala 693:34] 
    node T_48097 = and(refetch_inst, T_48096) @[rob.scala 693:31] 
    node T_48099 = eq(r_xcpt_val, UInt<1>("h00")) @[rob.scala 693:53] 
    node T_48100 = and(T_48097, T_48099) @[rob.scala 693:50] 
    node T_48102 = eq(T_48100, UInt<1>("h00")) @[rob.scala 693:12] 
    node T_48103 = or(T_48102, reset) @[rob.scala 693:11] 
    node T_48105 = eq(T_48103, UInt<1>("h00")) @[rob.scala 693:11] 
    when T_48105 : @[rob.scala 693:11] 
      printf(clk, UInt<1>(1), "Assertion failed: ROB trying to throw an exception, but it doesn't have a valid xcpt_cause\n    at rob.scala:693 assert (!(exception_thrown && !io.cxcpt.valid && !r_xcpt_val),\n") @[rob.scala 693:11] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 693:11] 
      skip @[rob.scala 693:11] 
    node T_48106 = and(io.empty, r_xcpt_val) @[rob.scala 696:23] 
    node T_48108 = eq(T_48106, UInt<1>("h00")) @[rob.scala 696:12] 
    node T_48109 = or(T_48108, reset) @[rob.scala 696:11] 
    node T_48111 = eq(T_48109, UInt<1>("h00")) @[rob.scala 696:11] 
    when T_48111 : @[rob.scala 696:11] 
      printf(clk, UInt<1>(1), "Assertion failed: ROB is empty, but believes it has an outstanding exception.\n    at rob.scala:696 assert (!(io.empty && r_xcpt_val),\n") @[rob.scala 696:11] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 696:11] 
      skip @[rob.scala 696:11] 
    node T_48113 = dshr(r_xcpt_uop.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
    node T_48114 = neq(T_48113, rob_head) @[rob.scala 699:69] 
    node T_48115 = and(will_throw_exception, T_48114) @[rob.scala 699:35] 
    node T_48117 = eq(T_48115, UInt<1>("h00")) @[rob.scala 699:12] 
    node T_48118 = or(T_48117, reset) @[rob.scala 699:11] 
    node T_48120 = eq(T_48118, UInt<1>("h00")) @[rob.scala 699:11] 
    when T_48120 : @[rob.scala 699:11] 
      printf(clk, UInt<1>(1), "Assertion failed: ROB is throwing an exception, but the stored exception information's rob_idx does not match the rob_head\n    at rob.scala:699 assert (!(will_throw_exception && (GetRowIdx(r_xcpt_uop.rob_idx) =/= rob_head)),\n") @[rob.scala 699:11] 
      stop(clk, UInt<1>(1), 1) @[rob.scala 699:11] 
      skip @[rob.scala 699:11] 
    node T_48121 = cat(io.com_valids[1], io.com_valids[0])
    node T_48123 = neq(T_48121, UInt<1>("h00")) @[rob.scala 715:53] 
    node T_48124 = cat(will_commit[1], will_commit[0])
    node T_48125 = cat(rob_head_vals[1], rob_head_vals[0])
    node T_48126 = xor(T_48124, T_48125) @[rob.scala 716:52] 
    node T_48128 = eq(T_48126, UInt<1>("h00")) @[rob.scala 716:76] 
    node T_48129 = and(T_48123, T_48128) @[rob.scala 715:66] 
    node T_48130 = eq(rob_head, rob_tail) @[rob.scala 717:59] 
    node T_48131 = and(r_partial_row, T_48130) @[rob.scala 717:47] 
    node T_48133 = eq(T_48131, UInt<1>("h00")) @[rob.scala 717:31] 
    node T_48134 = and(T_48129, T_48133) @[rob.scala 716:89] 
    finished_committing_row <= T_48134 @[rob.scala 715:28] 
    when finished_committing_row : @[rob.scala 719:4] 
      node T_48136 = eq(rob_head, UInt<5>("h017")) @[util.scala 75:28] 
      node T_48139 = add(rob_head, UInt<1>("h01")) @[util.scala 76:35] 
      node T_48140 = tail(T_48139, 1) @[util.scala 76:35] 
      node T_48141 = mux(T_48136, UInt<1>("h00"), T_48140) @[util.scala 76:13] 
      rob_head <= T_48141 @[rob.scala 720:16] 
      skip @[rob.scala 719:4] 
    node T_48142 = eq(rob_state, UInt<2>("h02")) @[rob.scala 726:20] 
    node T_48143 = neq(rob_tail, rob_head) @[rob.scala 726:47] 
    node T_48144 = and(T_48142, T_48143) @[rob.scala 726:35] 
    when T_48144 : @[rob.scala 727:4] 
      node T_48146 = eq(rob_tail, UInt<1>("h00")) @[util.scala 91:28] 
      node T_48149 = sub(rob_tail, UInt<1>("h01")) @[util.scala 92:39] 
      node T_48150 = tail(T_48149, 1) @[util.scala 92:39] 
      node T_48151 = mux(T_48146, UInt<5>("h017"), T_48150) @[util.scala 92:13] 
      rob_tail <= T_48151 @[rob.scala 728:16] 
      skip @[rob.scala 727:4] 
    node T_48152 = and(io.brinfo.valid, io.brinfo.mispredict) @[rob.scala 730:31] 
    node T_48154 = eq(T_48144, UInt<1>("h00")) @[rob.scala 727:4] 
    node T_48155 = and(T_48154, T_48152) @[rob.scala 731:4] 
    when T_48155 : @[rob.scala 731:4] 
      node T_48157 = dshr(io.brinfo.rob_idx, UInt<1>("h01")) @[rob.scala 222:27] 
      node T_48159 = eq(T_48157, UInt<5>("h017")) @[util.scala 75:28] 
      node T_48162 = add(T_48157, UInt<1>("h01")) @[util.scala 76:35] 
      node T_48163 = tail(T_48162, 1) @[util.scala 76:35] 
      node T_48164 = mux(T_48159, UInt<1>("h00"), T_48163) @[util.scala 76:13] 
      rob_tail <= T_48164 @[rob.scala 732:16] 
      skip @[rob.scala 731:4] 
    node T_48165 = cat(io.dis_valids[1], io.dis_valids[0])
    node T_48167 = neq(T_48165, UInt<1>("h00")) @[rob.scala 734:36] 
    node T_48169 = eq(io.dis_partial_stall, UInt<1>("h00")) @[rob.scala 734:51] 
    node T_48170 = and(T_48167, T_48169) @[rob.scala 734:48] 
    node T_48172 = eq(T_48144, UInt<1>("h00")) @[rob.scala 727:4] 
    node T_48174 = eq(T_48152, UInt<1>("h00")) @[rob.scala 731:4] 
    node T_48175 = and(T_48172, T_48174) @[rob.scala 731:4] 
    node T_48176 = and(T_48175, T_48170) @[rob.scala 735:4] 
    when T_48176 : @[rob.scala 735:4] 
      node T_48178 = eq(rob_tail, UInt<5>("h017")) @[util.scala 75:28] 
      node T_48181 = add(rob_tail, UInt<1>("h01")) @[util.scala 76:35] 
      node T_48182 = tail(T_48181, 1) @[util.scala 76:35] 
      node T_48183 = mux(T_48178, UInt<1>("h00"), T_48182) @[util.scala 76:13] 
      rob_tail <= T_48183 @[rob.scala 736:16] 
      skip @[rob.scala 735:4] 
    node T_48185 = eq(rob_tail, UInt<5>("h017")) @[util.scala 75:28] 
    node T_48188 = add(rob_tail, UInt<1>("h01")) @[util.scala 76:35] 
    node T_48189 = tail(T_48188, 1) @[util.scala 76:35] 
    node T_48190 = mux(T_48185, UInt<1>("h00"), T_48189) @[util.scala 76:13] 
    node full = eq(T_48190, rob_head) @[rob.scala 757:47] 
    node T_48191 = eq(rob_head, rob_tail) @[rob.scala 759:26] 
    node T_48192 = cat(rob_head_vals[1], rob_head_vals[0])
    node T_48194 = eq(T_48192, UInt<1>("h00")) @[rob.scala 759:65] 
    node T_48195 = and(T_48191, T_48194) @[rob.scala 759:40] 
    io.empty <= T_48195 @[rob.scala 759:13] 
    io.curr_rob_tail <= rob_tail @[rob.scala 761:21] 
    node T_48196 = eq(rob_state, UInt<2>("h01")) @[rob.scala 764:27] 
    node T_48198 = eq(full, UInt<1>("h00")) @[rob.scala 764:44] 
    node T_48199 = and(T_48196, T_48198) @[rob.scala 764:41] 
    io.ready <= T_48199 @[rob.scala 764:13] 
    node T_48200 = eq(UInt<2>("h00"), rob_state) @[Conditional.scala 24:42] 
    when T_48200 : @[Conditional.scala 24:73] 
      rob_state <= UInt<2>("h01") @[rob.scala 777:23] 
      skip @[Conditional.scala 24:73] 
    node T_48201 = eq(UInt<2>("h01"), rob_state) @[Conditional.scala 24:42] 
    when T_48201 : @[Conditional.scala 24:73] 
      when refetch_inst : @[rob.scala 782:13] 
        rob_state <= UInt<2>("h02") @[rob.scala 783:26] 
        skip @[rob.scala 782:13] 
      node T_48203 = eq(refetch_inst, UInt<1>("h00")) @[rob.scala 782:13] 
      when T_48203 : @[rob.scala 786:13] 
        node T_48204 = and(io.dis_valids[0], io.dis_uops[0].is_unique) @[rob.scala 789:42] 
        when T_48204 : @[rob.scala 790:19] 
          rob_state <= UInt<2>("h03") @[rob.scala 791:32] 
          skip @[rob.scala 790:19] 
        node T_48205 = and(io.dis_valids[1], io.dis_uops[1].is_unique) @[rob.scala 789:42] 
        when T_48205 : @[rob.scala 790:19] 
          rob_state <= UInt<2>("h03") @[rob.scala 791:32] 
          skip @[rob.scala 790:19] 
        skip @[rob.scala 786:13] 
      skip @[Conditional.scala 24:73] 
    node T_48206 = eq(UInt<2>("h02"), rob_state) @[Conditional.scala 24:42] 
    when T_48206 : @[Conditional.scala 24:73] 
      when io.empty : @[rob.scala 799:13] 
        rob_state <= UInt<2>("h01") @[rob.scala 800:26] 
        skip @[rob.scala 799:13] 
      skip @[Conditional.scala 24:73] 
    node T_48207 = eq(UInt<2>("h03"), rob_state) @[Conditional.scala 24:42] 
    when T_48207 : @[Conditional.scala 24:73] 
      when refetch_inst : @[rob.scala 806:13] 
        rob_state <= UInt<2>("h02") @[rob.scala 807:26] 
        skip @[rob.scala 806:13] 
      node T_48209 = eq(refetch_inst, UInt<1>("h00")) @[rob.scala 806:13] 
      node T_48210 = and(T_48209, io.empty) @[rob.scala 810:13] 
      when T_48210 : @[rob.scala 810:13] 
        rob_state <= UInt<2>("h01") @[rob.scala 811:26] 
        skip @[rob.scala 810:13] 
      skip @[Conditional.scala 24:73] 
    node T_48211 = and(io.com_valids[0], rob_head_is_store[0]) @[rob.scala 869:45] 
    io.com_st_mask[0] <= T_48211 @[rob.scala 869:25] 
    node T_48212 = and(io.com_valids[0], rob_head_is_load[0]) @[rob.scala 870:45] 
    io.com_ld_mask[0] <= T_48212 @[rob.scala 870:25] 
    node T_48213 = and(io.com_valids[1], rob_head_is_store[1]) @[rob.scala 869:45] 
    io.com_st_mask[1] <= T_48213 @[rob.scala 869:25] 
    node T_48214 = and(io.com_valids[1], rob_head_is_load[1]) @[rob.scala 870:45] 
    io.com_ld_mask[1] <= T_48214 @[rob.scala 870:25] 
    node T_48215 = cat(rob_head_vals[1], rob_head_vals[0])
    node T_48216 = bits(T_48215, 0, 0) @[OneHot.scala 35:40] 
    node T_48217 = bits(T_48215, 1, 1) @[OneHot.scala 35:40] 
    node T_48220 = mux(T_48216, UInt<1>("h00"), UInt<1>("h01")) @[Mux.scala 31:69] 
    io.com_load_is_at_rob_head <= rob_head_is_load[T_48220] @[rob.scala 873:31] 
    io.debug.state <= rob_state @[rob.scala 878:22] 
    io.debug.rob_head <= rob_head @[rob.scala 879:22] 
    io.debug.xcpt_val <= r_xcpt_val @[rob.scala 880:22] 
    io.debug.xcpt_uop <- r_xcpt_uop @[rob.scala 881:22] 
    io.debug.xcpt_badvaddr <= r_xcpt_badvaddr @[rob.scala 882:27] 
    node T_48223 = mux(r_xcpt_val, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 946:18] 
    node T_48225 = eq(reset, UInt<1>("h00")) @[rob.scala 945:13] 
    when T_48225 : @[rob.scala 945:13] 
      printf(clk, UInt<1>(1), "  RobXcpt[%c%x r:%d b:%x bva:0x%x]\n", T_48223, io.debug.xcpt_uop.exc_cause, io.debug.xcpt_uop.rob_idx, io.debug.xcpt_uop.br_mask, io.debug.xcpt_badvaddr) @[rob.scala 945:13] 
      skip @[rob.scala 945:13] 
    node T_48228 = eq(rob_head, UInt<1>("h00")) @[rob.scala 970:26] 
    node T_48230 = eq(rob_tail, UInt<1>("h00")) @[rob.scala 970:50] 
    node T_48231 = and(T_48228, T_48230) @[rob.scala 970:40] 
    node T_48234 = eq(rob_head, UInt<1>("h00")) @[rob.scala 971:26] 
    node T_48237 = eq(rob_tail, UInt<1>("h00")) @[rob.scala 972:26] 
    node T_48240 = mux(T_48237, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_48241 = mux(T_48234, UInt<8>("h048"), T_48240) @[rob.scala 971:18] 
    node T_48242 = mux(T_48231, UInt<8>("h042"), T_48241) @[rob.scala 970:18] 
    node T_48244 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_48244 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h00"), T_48242) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_48245 = or(debug_entry[0].valid, debug_entry[1].valid) @[rob.scala 992:57] 
    infer mport T_48247 = row_metadata_brob_idx[UInt<1>("h00")], clk
    infer mport T_48249 = row_metadata_has_brorjalr[UInt<1>("h00")], clk
    node T_48252 = mux(debug_entry[0].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_48255 = mux(debug_entry[1].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_48258 = mux(debug_entry[0].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_48261 = mux(debug_entry[1].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_48262 = bits(debug_entry[0].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_48263 = bits(debug_entry[1].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_48265 = eq(rob_head, UInt<1>("h00")) @[rob.scala 1002:29] 
    node T_48266 = and(T_48265, T_48245) @[rob.scala 1002:43] 
    node T_48270 = mux(T_48245, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_48271 = mux(T_48266, UInt<8>("h020"), T_48270) @[rob.scala 1002:21] 
    node T_48274 = mux(debug_entry[0].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_48277 = mux(debug_entry[1].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_48279 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_48279 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_48247, T_48249, T_48252, T_48255, T_48258, T_48261, T_48262, T_48263, T_48271, debug_entry[0].uop.inst, debug_entry[1].uop.inst, T_48274, T_48277) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_48280 = eq(debug_entry[0].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48282 = eq(debug_entry[0].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48284 = eq(debug_entry[0].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48286 = eq(debug_entry[0].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48289 = mux(T_48286, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48290 = mux(T_48284, UInt<8>("h066"), T_48289) @[rob.scala 1050:21] 
    node T_48291 = mux(T_48282, UInt<8>("h043"), T_48290) @[rob.scala 1049:21] 
    node T_48292 = mux(T_48280, UInt<8>("h058"), T_48291) @[rob.scala 1048:21] 
    node T_48294 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48294 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48292, debug_entry[0].uop.pdst, debug_entry[0].uop.br_mask, debug_entry[0].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48295 = eq(debug_entry[1].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48297 = eq(debug_entry[1].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48299 = eq(debug_entry[1].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48301 = eq(debug_entry[1].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48304 = mux(T_48301, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48305 = mux(T_48299, UInt<8>("h066"), T_48304) @[rob.scala 1050:21] 
    node T_48306 = mux(T_48297, UInt<8>("h043"), T_48305) @[rob.scala 1049:21] 
    node T_48307 = mux(T_48295, UInt<8>("h058"), T_48306) @[rob.scala 1048:21] 
    node T_48309 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48309 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48307, debug_entry[1].uop.pdst, debug_entry[1].uop.br_mask, debug_entry[1].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48311 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_48311 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_48314 = eq(rob_head, UInt<1>("h01")) @[rob.scala 970:26] 
    node T_48316 = eq(rob_tail, UInt<1>("h01")) @[rob.scala 970:50] 
    node T_48317 = and(T_48314, T_48316) @[rob.scala 970:40] 
    node T_48320 = eq(rob_head, UInt<1>("h01")) @[rob.scala 971:26] 
    node T_48323 = eq(rob_tail, UInt<1>("h01")) @[rob.scala 972:26] 
    node T_48326 = mux(T_48323, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_48327 = mux(T_48320, UInt<8>("h048"), T_48326) @[rob.scala 971:18] 
    node T_48328 = mux(T_48317, UInt<8>("h042"), T_48327) @[rob.scala 970:18] 
    node T_48330 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_48330 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h01"), T_48328) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_48331 = or(debug_entry[2].valid, debug_entry[3].valid) @[rob.scala 992:57] 
    infer mport T_48333 = row_metadata_brob_idx[UInt<1>("h01")], clk
    infer mport T_48335 = row_metadata_has_brorjalr[UInt<1>("h01")], clk
    node T_48338 = mux(debug_entry[2].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_48341 = mux(debug_entry[3].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_48344 = mux(debug_entry[2].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_48347 = mux(debug_entry[3].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_48348 = bits(debug_entry[2].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_48349 = bits(debug_entry[3].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_48351 = eq(rob_head, UInt<1>("h01")) @[rob.scala 1002:29] 
    node T_48352 = and(T_48351, T_48331) @[rob.scala 1002:43] 
    node T_48356 = mux(T_48331, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_48357 = mux(T_48352, UInt<8>("h020"), T_48356) @[rob.scala 1002:21] 
    node T_48360 = mux(debug_entry[2].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_48363 = mux(debug_entry[3].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_48365 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_48365 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_48333, T_48335, T_48338, T_48341, T_48344, T_48347, T_48348, T_48349, T_48357, debug_entry[2].uop.inst, debug_entry[3].uop.inst, T_48360, T_48363) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_48366 = eq(debug_entry[2].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48368 = eq(debug_entry[2].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48370 = eq(debug_entry[2].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48372 = eq(debug_entry[2].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48375 = mux(T_48372, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48376 = mux(T_48370, UInt<8>("h066"), T_48375) @[rob.scala 1050:21] 
    node T_48377 = mux(T_48368, UInt<8>("h043"), T_48376) @[rob.scala 1049:21] 
    node T_48378 = mux(T_48366, UInt<8>("h058"), T_48377) @[rob.scala 1048:21] 
    node T_48380 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48380 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48378, debug_entry[2].uop.pdst, debug_entry[2].uop.br_mask, debug_entry[2].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48381 = eq(debug_entry[3].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48383 = eq(debug_entry[3].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48385 = eq(debug_entry[3].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48387 = eq(debug_entry[3].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48390 = mux(T_48387, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48391 = mux(T_48385, UInt<8>("h066"), T_48390) @[rob.scala 1050:21] 
    node T_48392 = mux(T_48383, UInt<8>("h043"), T_48391) @[rob.scala 1049:21] 
    node T_48393 = mux(T_48381, UInt<8>("h058"), T_48392) @[rob.scala 1048:21] 
    node T_48395 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48395 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48393, debug_entry[3].uop.pdst, debug_entry[3].uop.br_mask, debug_entry[3].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48397 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_48397 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_48400 = eq(rob_head, UInt<2>("h02")) @[rob.scala 970:26] 
    node T_48402 = eq(rob_tail, UInt<2>("h02")) @[rob.scala 970:50] 
    node T_48403 = and(T_48400, T_48402) @[rob.scala 970:40] 
    node T_48406 = eq(rob_head, UInt<2>("h02")) @[rob.scala 971:26] 
    node T_48409 = eq(rob_tail, UInt<2>("h02")) @[rob.scala 972:26] 
    node T_48412 = mux(T_48409, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_48413 = mux(T_48406, UInt<8>("h048"), T_48412) @[rob.scala 971:18] 
    node T_48414 = mux(T_48403, UInt<8>("h042"), T_48413) @[rob.scala 970:18] 
    node T_48416 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_48416 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h02"), T_48414) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_48417 = or(debug_entry[4].valid, debug_entry[5].valid) @[rob.scala 992:57] 
    infer mport T_48419 = row_metadata_brob_idx[UInt<2>("h02")], clk
    infer mport T_48421 = row_metadata_has_brorjalr[UInt<2>("h02")], clk
    node T_48424 = mux(debug_entry[4].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_48427 = mux(debug_entry[5].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_48430 = mux(debug_entry[4].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_48433 = mux(debug_entry[5].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_48434 = bits(debug_entry[4].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_48435 = bits(debug_entry[5].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_48437 = eq(rob_head, UInt<2>("h02")) @[rob.scala 1002:29] 
    node T_48438 = and(T_48437, T_48417) @[rob.scala 1002:43] 
    node T_48442 = mux(T_48417, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_48443 = mux(T_48438, UInt<8>("h020"), T_48442) @[rob.scala 1002:21] 
    node T_48446 = mux(debug_entry[4].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_48449 = mux(debug_entry[5].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_48451 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_48451 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_48419, T_48421, T_48424, T_48427, T_48430, T_48433, T_48434, T_48435, T_48443, debug_entry[4].uop.inst, debug_entry[5].uop.inst, T_48446, T_48449) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_48452 = eq(debug_entry[4].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48454 = eq(debug_entry[4].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48456 = eq(debug_entry[4].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48458 = eq(debug_entry[4].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48461 = mux(T_48458, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48462 = mux(T_48456, UInt<8>("h066"), T_48461) @[rob.scala 1050:21] 
    node T_48463 = mux(T_48454, UInt<8>("h043"), T_48462) @[rob.scala 1049:21] 
    node T_48464 = mux(T_48452, UInt<8>("h058"), T_48463) @[rob.scala 1048:21] 
    node T_48466 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48466 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48464, debug_entry[4].uop.pdst, debug_entry[4].uop.br_mask, debug_entry[4].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48467 = eq(debug_entry[5].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48469 = eq(debug_entry[5].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48471 = eq(debug_entry[5].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48473 = eq(debug_entry[5].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48476 = mux(T_48473, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48477 = mux(T_48471, UInt<8>("h066"), T_48476) @[rob.scala 1050:21] 
    node T_48478 = mux(T_48469, UInt<8>("h043"), T_48477) @[rob.scala 1049:21] 
    node T_48479 = mux(T_48467, UInt<8>("h058"), T_48478) @[rob.scala 1048:21] 
    node T_48481 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48481 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48479, debug_entry[5].uop.pdst, debug_entry[5].uop.br_mask, debug_entry[5].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48483 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_48483 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_48486 = eq(rob_head, UInt<2>("h03")) @[rob.scala 970:26] 
    node T_48488 = eq(rob_tail, UInt<2>("h03")) @[rob.scala 970:50] 
    node T_48489 = and(T_48486, T_48488) @[rob.scala 970:40] 
    node T_48492 = eq(rob_head, UInt<2>("h03")) @[rob.scala 971:26] 
    node T_48495 = eq(rob_tail, UInt<2>("h03")) @[rob.scala 972:26] 
    node T_48498 = mux(T_48495, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_48499 = mux(T_48492, UInt<8>("h048"), T_48498) @[rob.scala 971:18] 
    node T_48500 = mux(T_48489, UInt<8>("h042"), T_48499) @[rob.scala 970:18] 
    node T_48502 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_48502 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h03"), T_48500) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_48503 = or(debug_entry[6].valid, debug_entry[7].valid) @[rob.scala 992:57] 
    infer mport T_48505 = row_metadata_brob_idx[UInt<2>("h03")], clk
    infer mport T_48507 = row_metadata_has_brorjalr[UInt<2>("h03")], clk
    node T_48510 = mux(debug_entry[6].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_48513 = mux(debug_entry[7].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_48516 = mux(debug_entry[6].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_48519 = mux(debug_entry[7].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_48520 = bits(debug_entry[6].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_48521 = bits(debug_entry[7].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_48523 = eq(rob_head, UInt<2>("h03")) @[rob.scala 1002:29] 
    node T_48524 = and(T_48523, T_48503) @[rob.scala 1002:43] 
    node T_48528 = mux(T_48503, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_48529 = mux(T_48524, UInt<8>("h020"), T_48528) @[rob.scala 1002:21] 
    node T_48532 = mux(debug_entry[6].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_48535 = mux(debug_entry[7].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_48537 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_48537 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_48505, T_48507, T_48510, T_48513, T_48516, T_48519, T_48520, T_48521, T_48529, debug_entry[6].uop.inst, debug_entry[7].uop.inst, T_48532, T_48535) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_48538 = eq(debug_entry[6].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48540 = eq(debug_entry[6].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48542 = eq(debug_entry[6].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48544 = eq(debug_entry[6].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48547 = mux(T_48544, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48548 = mux(T_48542, UInt<8>("h066"), T_48547) @[rob.scala 1050:21] 
    node T_48549 = mux(T_48540, UInt<8>("h043"), T_48548) @[rob.scala 1049:21] 
    node T_48550 = mux(T_48538, UInt<8>("h058"), T_48549) @[rob.scala 1048:21] 
    node T_48552 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48552 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48550, debug_entry[6].uop.pdst, debug_entry[6].uop.br_mask, debug_entry[6].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48553 = eq(debug_entry[7].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48555 = eq(debug_entry[7].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48557 = eq(debug_entry[7].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48559 = eq(debug_entry[7].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48562 = mux(T_48559, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48563 = mux(T_48557, UInt<8>("h066"), T_48562) @[rob.scala 1050:21] 
    node T_48564 = mux(T_48555, UInt<8>("h043"), T_48563) @[rob.scala 1049:21] 
    node T_48565 = mux(T_48553, UInt<8>("h058"), T_48564) @[rob.scala 1048:21] 
    node T_48567 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48567 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48565, debug_entry[7].uop.pdst, debug_entry[7].uop.br_mask, debug_entry[7].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48569 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_48569 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_48572 = eq(rob_head, UInt<3>("h04")) @[rob.scala 970:26] 
    node T_48574 = eq(rob_tail, UInt<3>("h04")) @[rob.scala 970:50] 
    node T_48575 = and(T_48572, T_48574) @[rob.scala 970:40] 
    node T_48578 = eq(rob_head, UInt<3>("h04")) @[rob.scala 971:26] 
    node T_48581 = eq(rob_tail, UInt<3>("h04")) @[rob.scala 972:26] 
    node T_48584 = mux(T_48581, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_48585 = mux(T_48578, UInt<8>("h048"), T_48584) @[rob.scala 971:18] 
    node T_48586 = mux(T_48575, UInt<8>("h042"), T_48585) @[rob.scala 970:18] 
    node T_48588 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_48588 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h04"), T_48586) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_48589 = or(debug_entry[8].valid, debug_entry[9].valid) @[rob.scala 992:57] 
    infer mport T_48591 = row_metadata_brob_idx[UInt<3>("h04")], clk
    infer mport T_48593 = row_metadata_has_brorjalr[UInt<3>("h04")], clk
    node T_48596 = mux(debug_entry[8].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_48599 = mux(debug_entry[9].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_48602 = mux(debug_entry[8].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_48605 = mux(debug_entry[9].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_48606 = bits(debug_entry[8].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_48607 = bits(debug_entry[9].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_48609 = eq(rob_head, UInt<3>("h04")) @[rob.scala 1002:29] 
    node T_48610 = and(T_48609, T_48589) @[rob.scala 1002:43] 
    node T_48614 = mux(T_48589, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_48615 = mux(T_48610, UInt<8>("h020"), T_48614) @[rob.scala 1002:21] 
    node T_48618 = mux(debug_entry[8].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_48621 = mux(debug_entry[9].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_48623 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_48623 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_48591, T_48593, T_48596, T_48599, T_48602, T_48605, T_48606, T_48607, T_48615, debug_entry[8].uop.inst, debug_entry[9].uop.inst, T_48618, T_48621) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_48624 = eq(debug_entry[8].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48626 = eq(debug_entry[8].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48628 = eq(debug_entry[8].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48630 = eq(debug_entry[8].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48633 = mux(T_48630, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48634 = mux(T_48628, UInt<8>("h066"), T_48633) @[rob.scala 1050:21] 
    node T_48635 = mux(T_48626, UInt<8>("h043"), T_48634) @[rob.scala 1049:21] 
    node T_48636 = mux(T_48624, UInt<8>("h058"), T_48635) @[rob.scala 1048:21] 
    node T_48638 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48638 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48636, debug_entry[8].uop.pdst, debug_entry[8].uop.br_mask, debug_entry[8].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48639 = eq(debug_entry[9].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48641 = eq(debug_entry[9].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48643 = eq(debug_entry[9].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48645 = eq(debug_entry[9].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48648 = mux(T_48645, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48649 = mux(T_48643, UInt<8>("h066"), T_48648) @[rob.scala 1050:21] 
    node T_48650 = mux(T_48641, UInt<8>("h043"), T_48649) @[rob.scala 1049:21] 
    node T_48651 = mux(T_48639, UInt<8>("h058"), T_48650) @[rob.scala 1048:21] 
    node T_48653 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48653 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48651, debug_entry[9].uop.pdst, debug_entry[9].uop.br_mask, debug_entry[9].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48655 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_48655 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_48658 = eq(rob_head, UInt<3>("h05")) @[rob.scala 970:26] 
    node T_48660 = eq(rob_tail, UInt<3>("h05")) @[rob.scala 970:50] 
    node T_48661 = and(T_48658, T_48660) @[rob.scala 970:40] 
    node T_48664 = eq(rob_head, UInt<3>("h05")) @[rob.scala 971:26] 
    node T_48667 = eq(rob_tail, UInt<3>("h05")) @[rob.scala 972:26] 
    node T_48670 = mux(T_48667, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_48671 = mux(T_48664, UInt<8>("h048"), T_48670) @[rob.scala 971:18] 
    node T_48672 = mux(T_48661, UInt<8>("h042"), T_48671) @[rob.scala 970:18] 
    node T_48674 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_48674 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h05"), T_48672) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_48675 = or(debug_entry[10].valid, debug_entry[11].valid) @[rob.scala 992:57] 
    infer mport T_48677 = row_metadata_brob_idx[UInt<3>("h05")], clk
    infer mport T_48679 = row_metadata_has_brorjalr[UInt<3>("h05")], clk
    node T_48682 = mux(debug_entry[10].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_48685 = mux(debug_entry[11].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_48688 = mux(debug_entry[10].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_48691 = mux(debug_entry[11].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_48692 = bits(debug_entry[10].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_48693 = bits(debug_entry[11].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_48695 = eq(rob_head, UInt<3>("h05")) @[rob.scala 1002:29] 
    node T_48696 = and(T_48695, T_48675) @[rob.scala 1002:43] 
    node T_48700 = mux(T_48675, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_48701 = mux(T_48696, UInt<8>("h020"), T_48700) @[rob.scala 1002:21] 
    node T_48704 = mux(debug_entry[10].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_48707 = mux(debug_entry[11].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_48709 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_48709 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_48677, T_48679, T_48682, T_48685, T_48688, T_48691, T_48692, T_48693, T_48701, debug_entry[10].uop.inst, debug_entry[11].uop.inst, T_48704, T_48707) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_48710 = eq(debug_entry[10].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48712 = eq(debug_entry[10].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48714 = eq(debug_entry[10].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48716 = eq(debug_entry[10].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48719 = mux(T_48716, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48720 = mux(T_48714, UInt<8>("h066"), T_48719) @[rob.scala 1050:21] 
    node T_48721 = mux(T_48712, UInt<8>("h043"), T_48720) @[rob.scala 1049:21] 
    node T_48722 = mux(T_48710, UInt<8>("h058"), T_48721) @[rob.scala 1048:21] 
    node T_48724 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48724 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48722, debug_entry[10].uop.pdst, debug_entry[10].uop.br_mask, debug_entry[10].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48725 = eq(debug_entry[11].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48727 = eq(debug_entry[11].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48729 = eq(debug_entry[11].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48731 = eq(debug_entry[11].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48734 = mux(T_48731, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48735 = mux(T_48729, UInt<8>("h066"), T_48734) @[rob.scala 1050:21] 
    node T_48736 = mux(T_48727, UInt<8>("h043"), T_48735) @[rob.scala 1049:21] 
    node T_48737 = mux(T_48725, UInt<8>("h058"), T_48736) @[rob.scala 1048:21] 
    node T_48739 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48739 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48737, debug_entry[11].uop.pdst, debug_entry[11].uop.br_mask, debug_entry[11].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48741 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_48741 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_48744 = eq(rob_head, UInt<3>("h06")) @[rob.scala 970:26] 
    node T_48746 = eq(rob_tail, UInt<3>("h06")) @[rob.scala 970:50] 
    node T_48747 = and(T_48744, T_48746) @[rob.scala 970:40] 
    node T_48750 = eq(rob_head, UInt<3>("h06")) @[rob.scala 971:26] 
    node T_48753 = eq(rob_tail, UInt<3>("h06")) @[rob.scala 972:26] 
    node T_48756 = mux(T_48753, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_48757 = mux(T_48750, UInt<8>("h048"), T_48756) @[rob.scala 971:18] 
    node T_48758 = mux(T_48747, UInt<8>("h042"), T_48757) @[rob.scala 970:18] 
    node T_48760 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_48760 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h06"), T_48758) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_48761 = or(debug_entry[12].valid, debug_entry[13].valid) @[rob.scala 992:57] 
    infer mport T_48763 = row_metadata_brob_idx[UInt<3>("h06")], clk
    infer mport T_48765 = row_metadata_has_brorjalr[UInt<3>("h06")], clk
    node T_48768 = mux(debug_entry[12].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_48771 = mux(debug_entry[13].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_48774 = mux(debug_entry[12].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_48777 = mux(debug_entry[13].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_48778 = bits(debug_entry[12].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_48779 = bits(debug_entry[13].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_48781 = eq(rob_head, UInt<3>("h06")) @[rob.scala 1002:29] 
    node T_48782 = and(T_48781, T_48761) @[rob.scala 1002:43] 
    node T_48786 = mux(T_48761, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_48787 = mux(T_48782, UInt<8>("h020"), T_48786) @[rob.scala 1002:21] 
    node T_48790 = mux(debug_entry[12].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_48793 = mux(debug_entry[13].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_48795 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_48795 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_48763, T_48765, T_48768, T_48771, T_48774, T_48777, T_48778, T_48779, T_48787, debug_entry[12].uop.inst, debug_entry[13].uop.inst, T_48790, T_48793) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_48796 = eq(debug_entry[12].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48798 = eq(debug_entry[12].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48800 = eq(debug_entry[12].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48802 = eq(debug_entry[12].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48805 = mux(T_48802, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48806 = mux(T_48800, UInt<8>("h066"), T_48805) @[rob.scala 1050:21] 
    node T_48807 = mux(T_48798, UInt<8>("h043"), T_48806) @[rob.scala 1049:21] 
    node T_48808 = mux(T_48796, UInt<8>("h058"), T_48807) @[rob.scala 1048:21] 
    node T_48810 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48810 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48808, debug_entry[12].uop.pdst, debug_entry[12].uop.br_mask, debug_entry[12].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48811 = eq(debug_entry[13].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48813 = eq(debug_entry[13].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48815 = eq(debug_entry[13].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48817 = eq(debug_entry[13].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48820 = mux(T_48817, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48821 = mux(T_48815, UInt<8>("h066"), T_48820) @[rob.scala 1050:21] 
    node T_48822 = mux(T_48813, UInt<8>("h043"), T_48821) @[rob.scala 1049:21] 
    node T_48823 = mux(T_48811, UInt<8>("h058"), T_48822) @[rob.scala 1048:21] 
    node T_48825 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48825 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48823, debug_entry[13].uop.pdst, debug_entry[13].uop.br_mask, debug_entry[13].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48827 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_48827 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_48830 = eq(rob_head, UInt<3>("h07")) @[rob.scala 970:26] 
    node T_48832 = eq(rob_tail, UInt<3>("h07")) @[rob.scala 970:50] 
    node T_48833 = and(T_48830, T_48832) @[rob.scala 970:40] 
    node T_48836 = eq(rob_head, UInt<3>("h07")) @[rob.scala 971:26] 
    node T_48839 = eq(rob_tail, UInt<3>("h07")) @[rob.scala 972:26] 
    node T_48842 = mux(T_48839, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_48843 = mux(T_48836, UInt<8>("h048"), T_48842) @[rob.scala 971:18] 
    node T_48844 = mux(T_48833, UInt<8>("h042"), T_48843) @[rob.scala 970:18] 
    node T_48846 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_48846 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h07"), T_48844) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_48847 = or(debug_entry[14].valid, debug_entry[15].valid) @[rob.scala 992:57] 
    infer mport T_48849 = row_metadata_brob_idx[UInt<3>("h07")], clk
    infer mport T_48851 = row_metadata_has_brorjalr[UInt<3>("h07")], clk
    node T_48854 = mux(debug_entry[14].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_48857 = mux(debug_entry[15].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_48860 = mux(debug_entry[14].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_48863 = mux(debug_entry[15].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_48864 = bits(debug_entry[14].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_48865 = bits(debug_entry[15].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_48867 = eq(rob_head, UInt<3>("h07")) @[rob.scala 1002:29] 
    node T_48868 = and(T_48867, T_48847) @[rob.scala 1002:43] 
    node T_48872 = mux(T_48847, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_48873 = mux(T_48868, UInt<8>("h020"), T_48872) @[rob.scala 1002:21] 
    node T_48876 = mux(debug_entry[14].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_48879 = mux(debug_entry[15].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_48881 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_48881 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_48849, T_48851, T_48854, T_48857, T_48860, T_48863, T_48864, T_48865, T_48873, debug_entry[14].uop.inst, debug_entry[15].uop.inst, T_48876, T_48879) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_48882 = eq(debug_entry[14].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48884 = eq(debug_entry[14].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48886 = eq(debug_entry[14].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48888 = eq(debug_entry[14].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48891 = mux(T_48888, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48892 = mux(T_48886, UInt<8>("h066"), T_48891) @[rob.scala 1050:21] 
    node T_48893 = mux(T_48884, UInt<8>("h043"), T_48892) @[rob.scala 1049:21] 
    node T_48894 = mux(T_48882, UInt<8>("h058"), T_48893) @[rob.scala 1048:21] 
    node T_48896 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48896 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48894, debug_entry[14].uop.pdst, debug_entry[14].uop.br_mask, debug_entry[14].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48897 = eq(debug_entry[15].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48899 = eq(debug_entry[15].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48901 = eq(debug_entry[15].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48903 = eq(debug_entry[15].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48906 = mux(T_48903, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48907 = mux(T_48901, UInt<8>("h066"), T_48906) @[rob.scala 1050:21] 
    node T_48908 = mux(T_48899, UInt<8>("h043"), T_48907) @[rob.scala 1049:21] 
    node T_48909 = mux(T_48897, UInt<8>("h058"), T_48908) @[rob.scala 1048:21] 
    node T_48911 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48911 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48909, debug_entry[15].uop.pdst, debug_entry[15].uop.br_mask, debug_entry[15].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48913 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_48913 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_48916 = eq(rob_head, UInt<4>("h08")) @[rob.scala 970:26] 
    node T_48918 = eq(rob_tail, UInt<4>("h08")) @[rob.scala 970:50] 
    node T_48919 = and(T_48916, T_48918) @[rob.scala 970:40] 
    node T_48922 = eq(rob_head, UInt<4>("h08")) @[rob.scala 971:26] 
    node T_48925 = eq(rob_tail, UInt<4>("h08")) @[rob.scala 972:26] 
    node T_48928 = mux(T_48925, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_48929 = mux(T_48922, UInt<8>("h048"), T_48928) @[rob.scala 971:18] 
    node T_48930 = mux(T_48919, UInt<8>("h042"), T_48929) @[rob.scala 970:18] 
    node T_48932 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_48932 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h08"), T_48930) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_48933 = or(debug_entry[16].valid, debug_entry[17].valid) @[rob.scala 992:57] 
    infer mport T_48935 = row_metadata_brob_idx[UInt<4>("h08")], clk
    infer mport T_48937 = row_metadata_has_brorjalr[UInt<4>("h08")], clk
    node T_48940 = mux(debug_entry[16].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_48943 = mux(debug_entry[17].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_48946 = mux(debug_entry[16].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_48949 = mux(debug_entry[17].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_48950 = bits(debug_entry[16].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_48951 = bits(debug_entry[17].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_48953 = eq(rob_head, UInt<4>("h08")) @[rob.scala 1002:29] 
    node T_48954 = and(T_48953, T_48933) @[rob.scala 1002:43] 
    node T_48958 = mux(T_48933, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_48959 = mux(T_48954, UInt<8>("h020"), T_48958) @[rob.scala 1002:21] 
    node T_48962 = mux(debug_entry[16].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_48965 = mux(debug_entry[17].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_48967 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_48967 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_48935, T_48937, T_48940, T_48943, T_48946, T_48949, T_48950, T_48951, T_48959, debug_entry[16].uop.inst, debug_entry[17].uop.inst, T_48962, T_48965) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_48968 = eq(debug_entry[16].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48970 = eq(debug_entry[16].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48972 = eq(debug_entry[16].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48974 = eq(debug_entry[16].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48977 = mux(T_48974, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48978 = mux(T_48972, UInt<8>("h066"), T_48977) @[rob.scala 1050:21] 
    node T_48979 = mux(T_48970, UInt<8>("h043"), T_48978) @[rob.scala 1049:21] 
    node T_48980 = mux(T_48968, UInt<8>("h058"), T_48979) @[rob.scala 1048:21] 
    node T_48982 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48982 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48980, debug_entry[16].uop.pdst, debug_entry[16].uop.br_mask, debug_entry[16].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48983 = eq(debug_entry[17].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_48985 = eq(debug_entry[17].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_48987 = eq(debug_entry[17].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_48989 = eq(debug_entry[17].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_48992 = mux(T_48989, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_48993 = mux(T_48987, UInt<8>("h066"), T_48992) @[rob.scala 1050:21] 
    node T_48994 = mux(T_48985, UInt<8>("h043"), T_48993) @[rob.scala 1049:21] 
    node T_48995 = mux(T_48983, UInt<8>("h058"), T_48994) @[rob.scala 1048:21] 
    node T_48997 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_48997 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_48995, debug_entry[17].uop.pdst, debug_entry[17].uop.br_mask, debug_entry[17].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_48999 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_48999 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49002 = eq(rob_head, UInt<4>("h09")) @[rob.scala 970:26] 
    node T_49004 = eq(rob_tail, UInt<4>("h09")) @[rob.scala 970:50] 
    node T_49005 = and(T_49002, T_49004) @[rob.scala 970:40] 
    node T_49008 = eq(rob_head, UInt<4>("h09")) @[rob.scala 971:26] 
    node T_49011 = eq(rob_tail, UInt<4>("h09")) @[rob.scala 972:26] 
    node T_49014 = mux(T_49011, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49015 = mux(T_49008, UInt<8>("h048"), T_49014) @[rob.scala 971:18] 
    node T_49016 = mux(T_49005, UInt<8>("h042"), T_49015) @[rob.scala 970:18] 
    node T_49018 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49018 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h09"), T_49016) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49019 = or(debug_entry[18].valid, debug_entry[19].valid) @[rob.scala 992:57] 
    infer mport T_49021 = row_metadata_brob_idx[UInt<4>("h09")], clk
    infer mport T_49023 = row_metadata_has_brorjalr[UInt<4>("h09")], clk
    node T_49026 = mux(debug_entry[18].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49029 = mux(debug_entry[19].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49032 = mux(debug_entry[18].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49035 = mux(debug_entry[19].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49036 = bits(debug_entry[18].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49037 = bits(debug_entry[19].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49039 = eq(rob_head, UInt<4>("h09")) @[rob.scala 1002:29] 
    node T_49040 = and(T_49039, T_49019) @[rob.scala 1002:43] 
    node T_49044 = mux(T_49019, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49045 = mux(T_49040, UInt<8>("h020"), T_49044) @[rob.scala 1002:21] 
    node T_49048 = mux(debug_entry[18].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49051 = mux(debug_entry[19].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49053 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49053 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49021, T_49023, T_49026, T_49029, T_49032, T_49035, T_49036, T_49037, T_49045, debug_entry[18].uop.inst, debug_entry[19].uop.inst, T_49048, T_49051) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49054 = eq(debug_entry[18].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49056 = eq(debug_entry[18].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49058 = eq(debug_entry[18].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49060 = eq(debug_entry[18].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49063 = mux(T_49060, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49064 = mux(T_49058, UInt<8>("h066"), T_49063) @[rob.scala 1050:21] 
    node T_49065 = mux(T_49056, UInt<8>("h043"), T_49064) @[rob.scala 1049:21] 
    node T_49066 = mux(T_49054, UInt<8>("h058"), T_49065) @[rob.scala 1048:21] 
    node T_49068 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49068 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49066, debug_entry[18].uop.pdst, debug_entry[18].uop.br_mask, debug_entry[18].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49069 = eq(debug_entry[19].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49071 = eq(debug_entry[19].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49073 = eq(debug_entry[19].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49075 = eq(debug_entry[19].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49078 = mux(T_49075, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49079 = mux(T_49073, UInt<8>("h066"), T_49078) @[rob.scala 1050:21] 
    node T_49080 = mux(T_49071, UInt<8>("h043"), T_49079) @[rob.scala 1049:21] 
    node T_49081 = mux(T_49069, UInt<8>("h058"), T_49080) @[rob.scala 1048:21] 
    node T_49083 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49083 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49081, debug_entry[19].uop.pdst, debug_entry[19].uop.br_mask, debug_entry[19].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49085 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49085 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49088 = eq(rob_head, UInt<4>("h0a")) @[rob.scala 970:26] 
    node T_49090 = eq(rob_tail, UInt<4>("h0a")) @[rob.scala 970:50] 
    node T_49091 = and(T_49088, T_49090) @[rob.scala 970:40] 
    node T_49094 = eq(rob_head, UInt<4>("h0a")) @[rob.scala 971:26] 
    node T_49097 = eq(rob_tail, UInt<4>("h0a")) @[rob.scala 972:26] 
    node T_49100 = mux(T_49097, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49101 = mux(T_49094, UInt<8>("h048"), T_49100) @[rob.scala 971:18] 
    node T_49102 = mux(T_49091, UInt<8>("h042"), T_49101) @[rob.scala 970:18] 
    node T_49104 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49104 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h0a"), T_49102) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49105 = or(debug_entry[20].valid, debug_entry[21].valid) @[rob.scala 992:57] 
    infer mport T_49107 = row_metadata_brob_idx[UInt<4>("h0a")], clk
    infer mport T_49109 = row_metadata_has_brorjalr[UInt<4>("h0a")], clk
    node T_49112 = mux(debug_entry[20].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49115 = mux(debug_entry[21].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49118 = mux(debug_entry[20].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49121 = mux(debug_entry[21].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49122 = bits(debug_entry[20].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49123 = bits(debug_entry[21].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49125 = eq(rob_head, UInt<4>("h0a")) @[rob.scala 1002:29] 
    node T_49126 = and(T_49125, T_49105) @[rob.scala 1002:43] 
    node T_49130 = mux(T_49105, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49131 = mux(T_49126, UInt<8>("h020"), T_49130) @[rob.scala 1002:21] 
    node T_49134 = mux(debug_entry[20].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49137 = mux(debug_entry[21].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49139 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49139 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49107, T_49109, T_49112, T_49115, T_49118, T_49121, T_49122, T_49123, T_49131, debug_entry[20].uop.inst, debug_entry[21].uop.inst, T_49134, T_49137) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49140 = eq(debug_entry[20].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49142 = eq(debug_entry[20].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49144 = eq(debug_entry[20].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49146 = eq(debug_entry[20].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49149 = mux(T_49146, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49150 = mux(T_49144, UInt<8>("h066"), T_49149) @[rob.scala 1050:21] 
    node T_49151 = mux(T_49142, UInt<8>("h043"), T_49150) @[rob.scala 1049:21] 
    node T_49152 = mux(T_49140, UInt<8>("h058"), T_49151) @[rob.scala 1048:21] 
    node T_49154 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49154 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49152, debug_entry[20].uop.pdst, debug_entry[20].uop.br_mask, debug_entry[20].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49155 = eq(debug_entry[21].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49157 = eq(debug_entry[21].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49159 = eq(debug_entry[21].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49161 = eq(debug_entry[21].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49164 = mux(T_49161, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49165 = mux(T_49159, UInt<8>("h066"), T_49164) @[rob.scala 1050:21] 
    node T_49166 = mux(T_49157, UInt<8>("h043"), T_49165) @[rob.scala 1049:21] 
    node T_49167 = mux(T_49155, UInt<8>("h058"), T_49166) @[rob.scala 1048:21] 
    node T_49169 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49169 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49167, debug_entry[21].uop.pdst, debug_entry[21].uop.br_mask, debug_entry[21].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49171 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49171 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49174 = eq(rob_head, UInt<4>("h0b")) @[rob.scala 970:26] 
    node T_49176 = eq(rob_tail, UInt<4>("h0b")) @[rob.scala 970:50] 
    node T_49177 = and(T_49174, T_49176) @[rob.scala 970:40] 
    node T_49180 = eq(rob_head, UInt<4>("h0b")) @[rob.scala 971:26] 
    node T_49183 = eq(rob_tail, UInt<4>("h0b")) @[rob.scala 972:26] 
    node T_49186 = mux(T_49183, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49187 = mux(T_49180, UInt<8>("h048"), T_49186) @[rob.scala 971:18] 
    node T_49188 = mux(T_49177, UInt<8>("h042"), T_49187) @[rob.scala 970:18] 
    node T_49190 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49190 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h0b"), T_49188) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49191 = or(debug_entry[22].valid, debug_entry[23].valid) @[rob.scala 992:57] 
    infer mport T_49193 = row_metadata_brob_idx[UInt<4>("h0b")], clk
    infer mport T_49195 = row_metadata_has_brorjalr[UInt<4>("h0b")], clk
    node T_49198 = mux(debug_entry[22].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49201 = mux(debug_entry[23].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49204 = mux(debug_entry[22].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49207 = mux(debug_entry[23].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49208 = bits(debug_entry[22].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49209 = bits(debug_entry[23].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49211 = eq(rob_head, UInt<4>("h0b")) @[rob.scala 1002:29] 
    node T_49212 = and(T_49211, T_49191) @[rob.scala 1002:43] 
    node T_49216 = mux(T_49191, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49217 = mux(T_49212, UInt<8>("h020"), T_49216) @[rob.scala 1002:21] 
    node T_49220 = mux(debug_entry[22].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49223 = mux(debug_entry[23].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49225 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49225 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49193, T_49195, T_49198, T_49201, T_49204, T_49207, T_49208, T_49209, T_49217, debug_entry[22].uop.inst, debug_entry[23].uop.inst, T_49220, T_49223) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49226 = eq(debug_entry[22].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49228 = eq(debug_entry[22].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49230 = eq(debug_entry[22].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49232 = eq(debug_entry[22].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49235 = mux(T_49232, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49236 = mux(T_49230, UInt<8>("h066"), T_49235) @[rob.scala 1050:21] 
    node T_49237 = mux(T_49228, UInt<8>("h043"), T_49236) @[rob.scala 1049:21] 
    node T_49238 = mux(T_49226, UInt<8>("h058"), T_49237) @[rob.scala 1048:21] 
    node T_49240 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49240 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49238, debug_entry[22].uop.pdst, debug_entry[22].uop.br_mask, debug_entry[22].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49241 = eq(debug_entry[23].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49243 = eq(debug_entry[23].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49245 = eq(debug_entry[23].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49247 = eq(debug_entry[23].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49250 = mux(T_49247, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49251 = mux(T_49245, UInt<8>("h066"), T_49250) @[rob.scala 1050:21] 
    node T_49252 = mux(T_49243, UInt<8>("h043"), T_49251) @[rob.scala 1049:21] 
    node T_49253 = mux(T_49241, UInt<8>("h058"), T_49252) @[rob.scala 1048:21] 
    node T_49255 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49255 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49253, debug_entry[23].uop.pdst, debug_entry[23].uop.br_mask, debug_entry[23].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49257 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49257 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49260 = eq(rob_head, UInt<4>("h0c")) @[rob.scala 970:26] 
    node T_49262 = eq(rob_tail, UInt<4>("h0c")) @[rob.scala 970:50] 
    node T_49263 = and(T_49260, T_49262) @[rob.scala 970:40] 
    node T_49266 = eq(rob_head, UInt<4>("h0c")) @[rob.scala 971:26] 
    node T_49269 = eq(rob_tail, UInt<4>("h0c")) @[rob.scala 972:26] 
    node T_49272 = mux(T_49269, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49273 = mux(T_49266, UInt<8>("h048"), T_49272) @[rob.scala 971:18] 
    node T_49274 = mux(T_49263, UInt<8>("h042"), T_49273) @[rob.scala 970:18] 
    node T_49276 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49276 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h0c"), T_49274) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49277 = or(debug_entry[24].valid, debug_entry[25].valid) @[rob.scala 992:57] 
    infer mport T_49279 = row_metadata_brob_idx[UInt<4>("h0c")], clk
    infer mport T_49281 = row_metadata_has_brorjalr[UInt<4>("h0c")], clk
    node T_49284 = mux(debug_entry[24].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49287 = mux(debug_entry[25].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49290 = mux(debug_entry[24].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49293 = mux(debug_entry[25].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49294 = bits(debug_entry[24].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49295 = bits(debug_entry[25].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49297 = eq(rob_head, UInt<4>("h0c")) @[rob.scala 1002:29] 
    node T_49298 = and(T_49297, T_49277) @[rob.scala 1002:43] 
    node T_49302 = mux(T_49277, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49303 = mux(T_49298, UInt<8>("h020"), T_49302) @[rob.scala 1002:21] 
    node T_49306 = mux(debug_entry[24].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49309 = mux(debug_entry[25].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49311 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49311 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49279, T_49281, T_49284, T_49287, T_49290, T_49293, T_49294, T_49295, T_49303, debug_entry[24].uop.inst, debug_entry[25].uop.inst, T_49306, T_49309) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49312 = eq(debug_entry[24].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49314 = eq(debug_entry[24].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49316 = eq(debug_entry[24].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49318 = eq(debug_entry[24].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49321 = mux(T_49318, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49322 = mux(T_49316, UInt<8>("h066"), T_49321) @[rob.scala 1050:21] 
    node T_49323 = mux(T_49314, UInt<8>("h043"), T_49322) @[rob.scala 1049:21] 
    node T_49324 = mux(T_49312, UInt<8>("h058"), T_49323) @[rob.scala 1048:21] 
    node T_49326 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49326 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49324, debug_entry[24].uop.pdst, debug_entry[24].uop.br_mask, debug_entry[24].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49327 = eq(debug_entry[25].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49329 = eq(debug_entry[25].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49331 = eq(debug_entry[25].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49333 = eq(debug_entry[25].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49336 = mux(T_49333, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49337 = mux(T_49331, UInt<8>("h066"), T_49336) @[rob.scala 1050:21] 
    node T_49338 = mux(T_49329, UInt<8>("h043"), T_49337) @[rob.scala 1049:21] 
    node T_49339 = mux(T_49327, UInt<8>("h058"), T_49338) @[rob.scala 1048:21] 
    node T_49341 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49341 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49339, debug_entry[25].uop.pdst, debug_entry[25].uop.br_mask, debug_entry[25].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49343 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49343 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49346 = eq(rob_head, UInt<4>("h0d")) @[rob.scala 970:26] 
    node T_49348 = eq(rob_tail, UInt<4>("h0d")) @[rob.scala 970:50] 
    node T_49349 = and(T_49346, T_49348) @[rob.scala 970:40] 
    node T_49352 = eq(rob_head, UInt<4>("h0d")) @[rob.scala 971:26] 
    node T_49355 = eq(rob_tail, UInt<4>("h0d")) @[rob.scala 972:26] 
    node T_49358 = mux(T_49355, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49359 = mux(T_49352, UInt<8>("h048"), T_49358) @[rob.scala 971:18] 
    node T_49360 = mux(T_49349, UInt<8>("h042"), T_49359) @[rob.scala 970:18] 
    node T_49362 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49362 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h0d"), T_49360) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49363 = or(debug_entry[26].valid, debug_entry[27].valid) @[rob.scala 992:57] 
    infer mport T_49365 = row_metadata_brob_idx[UInt<4>("h0d")], clk
    infer mport T_49367 = row_metadata_has_brorjalr[UInt<4>("h0d")], clk
    node T_49370 = mux(debug_entry[26].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49373 = mux(debug_entry[27].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49376 = mux(debug_entry[26].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49379 = mux(debug_entry[27].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49380 = bits(debug_entry[26].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49381 = bits(debug_entry[27].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49383 = eq(rob_head, UInt<4>("h0d")) @[rob.scala 1002:29] 
    node T_49384 = and(T_49383, T_49363) @[rob.scala 1002:43] 
    node T_49388 = mux(T_49363, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49389 = mux(T_49384, UInt<8>("h020"), T_49388) @[rob.scala 1002:21] 
    node T_49392 = mux(debug_entry[26].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49395 = mux(debug_entry[27].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49397 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49397 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49365, T_49367, T_49370, T_49373, T_49376, T_49379, T_49380, T_49381, T_49389, debug_entry[26].uop.inst, debug_entry[27].uop.inst, T_49392, T_49395) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49398 = eq(debug_entry[26].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49400 = eq(debug_entry[26].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49402 = eq(debug_entry[26].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49404 = eq(debug_entry[26].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49407 = mux(T_49404, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49408 = mux(T_49402, UInt<8>("h066"), T_49407) @[rob.scala 1050:21] 
    node T_49409 = mux(T_49400, UInt<8>("h043"), T_49408) @[rob.scala 1049:21] 
    node T_49410 = mux(T_49398, UInt<8>("h058"), T_49409) @[rob.scala 1048:21] 
    node T_49412 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49412 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49410, debug_entry[26].uop.pdst, debug_entry[26].uop.br_mask, debug_entry[26].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49413 = eq(debug_entry[27].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49415 = eq(debug_entry[27].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49417 = eq(debug_entry[27].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49419 = eq(debug_entry[27].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49422 = mux(T_49419, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49423 = mux(T_49417, UInt<8>("h066"), T_49422) @[rob.scala 1050:21] 
    node T_49424 = mux(T_49415, UInt<8>("h043"), T_49423) @[rob.scala 1049:21] 
    node T_49425 = mux(T_49413, UInt<8>("h058"), T_49424) @[rob.scala 1048:21] 
    node T_49427 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49427 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49425, debug_entry[27].uop.pdst, debug_entry[27].uop.br_mask, debug_entry[27].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49429 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49429 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49432 = eq(rob_head, UInt<4>("h0e")) @[rob.scala 970:26] 
    node T_49434 = eq(rob_tail, UInt<4>("h0e")) @[rob.scala 970:50] 
    node T_49435 = and(T_49432, T_49434) @[rob.scala 970:40] 
    node T_49438 = eq(rob_head, UInt<4>("h0e")) @[rob.scala 971:26] 
    node T_49441 = eq(rob_tail, UInt<4>("h0e")) @[rob.scala 972:26] 
    node T_49444 = mux(T_49441, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49445 = mux(T_49438, UInt<8>("h048"), T_49444) @[rob.scala 971:18] 
    node T_49446 = mux(T_49435, UInt<8>("h042"), T_49445) @[rob.scala 970:18] 
    node T_49448 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49448 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h0e"), T_49446) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49449 = or(debug_entry[28].valid, debug_entry[29].valid) @[rob.scala 992:57] 
    infer mport T_49451 = row_metadata_brob_idx[UInt<4>("h0e")], clk
    infer mport T_49453 = row_metadata_has_brorjalr[UInt<4>("h0e")], clk
    node T_49456 = mux(debug_entry[28].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49459 = mux(debug_entry[29].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49462 = mux(debug_entry[28].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49465 = mux(debug_entry[29].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49466 = bits(debug_entry[28].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49467 = bits(debug_entry[29].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49469 = eq(rob_head, UInt<4>("h0e")) @[rob.scala 1002:29] 
    node T_49470 = and(T_49469, T_49449) @[rob.scala 1002:43] 
    node T_49474 = mux(T_49449, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49475 = mux(T_49470, UInt<8>("h020"), T_49474) @[rob.scala 1002:21] 
    node T_49478 = mux(debug_entry[28].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49481 = mux(debug_entry[29].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49483 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49483 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49451, T_49453, T_49456, T_49459, T_49462, T_49465, T_49466, T_49467, T_49475, debug_entry[28].uop.inst, debug_entry[29].uop.inst, T_49478, T_49481) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49484 = eq(debug_entry[28].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49486 = eq(debug_entry[28].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49488 = eq(debug_entry[28].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49490 = eq(debug_entry[28].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49493 = mux(T_49490, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49494 = mux(T_49488, UInt<8>("h066"), T_49493) @[rob.scala 1050:21] 
    node T_49495 = mux(T_49486, UInt<8>("h043"), T_49494) @[rob.scala 1049:21] 
    node T_49496 = mux(T_49484, UInt<8>("h058"), T_49495) @[rob.scala 1048:21] 
    node T_49498 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49498 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49496, debug_entry[28].uop.pdst, debug_entry[28].uop.br_mask, debug_entry[28].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49499 = eq(debug_entry[29].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49501 = eq(debug_entry[29].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49503 = eq(debug_entry[29].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49505 = eq(debug_entry[29].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49508 = mux(T_49505, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49509 = mux(T_49503, UInt<8>("h066"), T_49508) @[rob.scala 1050:21] 
    node T_49510 = mux(T_49501, UInt<8>("h043"), T_49509) @[rob.scala 1049:21] 
    node T_49511 = mux(T_49499, UInt<8>("h058"), T_49510) @[rob.scala 1048:21] 
    node T_49513 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49513 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49511, debug_entry[29].uop.pdst, debug_entry[29].uop.br_mask, debug_entry[29].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49515 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49515 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49518 = eq(rob_head, UInt<4>("h0f")) @[rob.scala 970:26] 
    node T_49520 = eq(rob_tail, UInt<4>("h0f")) @[rob.scala 970:50] 
    node T_49521 = and(T_49518, T_49520) @[rob.scala 970:40] 
    node T_49524 = eq(rob_head, UInt<4>("h0f")) @[rob.scala 971:26] 
    node T_49527 = eq(rob_tail, UInt<4>("h0f")) @[rob.scala 972:26] 
    node T_49530 = mux(T_49527, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49531 = mux(T_49524, UInt<8>("h048"), T_49530) @[rob.scala 971:18] 
    node T_49532 = mux(T_49521, UInt<8>("h042"), T_49531) @[rob.scala 970:18] 
    node T_49534 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49534 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h0f"), T_49532) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49535 = or(debug_entry[30].valid, debug_entry[31].valid) @[rob.scala 992:57] 
    infer mport T_49537 = row_metadata_brob_idx[UInt<4>("h0f")], clk
    infer mport T_49539 = row_metadata_has_brorjalr[UInt<4>("h0f")], clk
    node T_49542 = mux(debug_entry[30].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49545 = mux(debug_entry[31].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49548 = mux(debug_entry[30].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49551 = mux(debug_entry[31].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49552 = bits(debug_entry[30].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49553 = bits(debug_entry[31].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49555 = eq(rob_head, UInt<4>("h0f")) @[rob.scala 1002:29] 
    node T_49556 = and(T_49555, T_49535) @[rob.scala 1002:43] 
    node T_49560 = mux(T_49535, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49561 = mux(T_49556, UInt<8>("h020"), T_49560) @[rob.scala 1002:21] 
    node T_49564 = mux(debug_entry[30].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49567 = mux(debug_entry[31].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49569 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49569 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49537, T_49539, T_49542, T_49545, T_49548, T_49551, T_49552, T_49553, T_49561, debug_entry[30].uop.inst, debug_entry[31].uop.inst, T_49564, T_49567) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49570 = eq(debug_entry[30].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49572 = eq(debug_entry[30].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49574 = eq(debug_entry[30].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49576 = eq(debug_entry[30].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49579 = mux(T_49576, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49580 = mux(T_49574, UInt<8>("h066"), T_49579) @[rob.scala 1050:21] 
    node T_49581 = mux(T_49572, UInt<8>("h043"), T_49580) @[rob.scala 1049:21] 
    node T_49582 = mux(T_49570, UInt<8>("h058"), T_49581) @[rob.scala 1048:21] 
    node T_49584 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49584 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49582, debug_entry[30].uop.pdst, debug_entry[30].uop.br_mask, debug_entry[30].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49585 = eq(debug_entry[31].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49587 = eq(debug_entry[31].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49589 = eq(debug_entry[31].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49591 = eq(debug_entry[31].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49594 = mux(T_49591, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49595 = mux(T_49589, UInt<8>("h066"), T_49594) @[rob.scala 1050:21] 
    node T_49596 = mux(T_49587, UInt<8>("h043"), T_49595) @[rob.scala 1049:21] 
    node T_49597 = mux(T_49585, UInt<8>("h058"), T_49596) @[rob.scala 1048:21] 
    node T_49599 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49599 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49597, debug_entry[31].uop.pdst, debug_entry[31].uop.br_mask, debug_entry[31].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49601 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49601 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49604 = eq(rob_head, UInt<5>("h010")) @[rob.scala 970:26] 
    node T_49606 = eq(rob_tail, UInt<5>("h010")) @[rob.scala 970:50] 
    node T_49607 = and(T_49604, T_49606) @[rob.scala 970:40] 
    node T_49610 = eq(rob_head, UInt<5>("h010")) @[rob.scala 971:26] 
    node T_49613 = eq(rob_tail, UInt<5>("h010")) @[rob.scala 972:26] 
    node T_49616 = mux(T_49613, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49617 = mux(T_49610, UInt<8>("h048"), T_49616) @[rob.scala 971:18] 
    node T_49618 = mux(T_49607, UInt<8>("h042"), T_49617) @[rob.scala 970:18] 
    node T_49620 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49620 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h010"), T_49618) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49621 = or(debug_entry[32].valid, debug_entry[33].valid) @[rob.scala 992:57] 
    infer mport T_49623 = row_metadata_brob_idx[UInt<5>("h010")], clk
    infer mport T_49625 = row_metadata_has_brorjalr[UInt<5>("h010")], clk
    node T_49628 = mux(debug_entry[32].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49631 = mux(debug_entry[33].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49634 = mux(debug_entry[32].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49637 = mux(debug_entry[33].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49638 = bits(debug_entry[32].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49639 = bits(debug_entry[33].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49641 = eq(rob_head, UInt<5>("h010")) @[rob.scala 1002:29] 
    node T_49642 = and(T_49641, T_49621) @[rob.scala 1002:43] 
    node T_49646 = mux(T_49621, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49647 = mux(T_49642, UInt<8>("h020"), T_49646) @[rob.scala 1002:21] 
    node T_49650 = mux(debug_entry[32].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49653 = mux(debug_entry[33].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49655 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49655 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49623, T_49625, T_49628, T_49631, T_49634, T_49637, T_49638, T_49639, T_49647, debug_entry[32].uop.inst, debug_entry[33].uop.inst, T_49650, T_49653) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49656 = eq(debug_entry[32].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49658 = eq(debug_entry[32].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49660 = eq(debug_entry[32].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49662 = eq(debug_entry[32].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49665 = mux(T_49662, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49666 = mux(T_49660, UInt<8>("h066"), T_49665) @[rob.scala 1050:21] 
    node T_49667 = mux(T_49658, UInt<8>("h043"), T_49666) @[rob.scala 1049:21] 
    node T_49668 = mux(T_49656, UInt<8>("h058"), T_49667) @[rob.scala 1048:21] 
    node T_49670 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49670 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49668, debug_entry[32].uop.pdst, debug_entry[32].uop.br_mask, debug_entry[32].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49671 = eq(debug_entry[33].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49673 = eq(debug_entry[33].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49675 = eq(debug_entry[33].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49677 = eq(debug_entry[33].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49680 = mux(T_49677, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49681 = mux(T_49675, UInt<8>("h066"), T_49680) @[rob.scala 1050:21] 
    node T_49682 = mux(T_49673, UInt<8>("h043"), T_49681) @[rob.scala 1049:21] 
    node T_49683 = mux(T_49671, UInt<8>("h058"), T_49682) @[rob.scala 1048:21] 
    node T_49685 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49685 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49683, debug_entry[33].uop.pdst, debug_entry[33].uop.br_mask, debug_entry[33].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49687 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49687 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49690 = eq(rob_head, UInt<5>("h011")) @[rob.scala 970:26] 
    node T_49692 = eq(rob_tail, UInt<5>("h011")) @[rob.scala 970:50] 
    node T_49693 = and(T_49690, T_49692) @[rob.scala 970:40] 
    node T_49696 = eq(rob_head, UInt<5>("h011")) @[rob.scala 971:26] 
    node T_49699 = eq(rob_tail, UInt<5>("h011")) @[rob.scala 972:26] 
    node T_49702 = mux(T_49699, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49703 = mux(T_49696, UInt<8>("h048"), T_49702) @[rob.scala 971:18] 
    node T_49704 = mux(T_49693, UInt<8>("h042"), T_49703) @[rob.scala 970:18] 
    node T_49706 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49706 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h011"), T_49704) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49707 = or(debug_entry[34].valid, debug_entry[35].valid) @[rob.scala 992:57] 
    infer mport T_49709 = row_metadata_brob_idx[UInt<5>("h011")], clk
    infer mport T_49711 = row_metadata_has_brorjalr[UInt<5>("h011")], clk
    node T_49714 = mux(debug_entry[34].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49717 = mux(debug_entry[35].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49720 = mux(debug_entry[34].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49723 = mux(debug_entry[35].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49724 = bits(debug_entry[34].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49725 = bits(debug_entry[35].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49727 = eq(rob_head, UInt<5>("h011")) @[rob.scala 1002:29] 
    node T_49728 = and(T_49727, T_49707) @[rob.scala 1002:43] 
    node T_49732 = mux(T_49707, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49733 = mux(T_49728, UInt<8>("h020"), T_49732) @[rob.scala 1002:21] 
    node T_49736 = mux(debug_entry[34].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49739 = mux(debug_entry[35].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49741 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49741 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49709, T_49711, T_49714, T_49717, T_49720, T_49723, T_49724, T_49725, T_49733, debug_entry[34].uop.inst, debug_entry[35].uop.inst, T_49736, T_49739) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49742 = eq(debug_entry[34].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49744 = eq(debug_entry[34].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49746 = eq(debug_entry[34].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49748 = eq(debug_entry[34].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49751 = mux(T_49748, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49752 = mux(T_49746, UInt<8>("h066"), T_49751) @[rob.scala 1050:21] 
    node T_49753 = mux(T_49744, UInt<8>("h043"), T_49752) @[rob.scala 1049:21] 
    node T_49754 = mux(T_49742, UInt<8>("h058"), T_49753) @[rob.scala 1048:21] 
    node T_49756 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49756 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49754, debug_entry[34].uop.pdst, debug_entry[34].uop.br_mask, debug_entry[34].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49757 = eq(debug_entry[35].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49759 = eq(debug_entry[35].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49761 = eq(debug_entry[35].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49763 = eq(debug_entry[35].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49766 = mux(T_49763, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49767 = mux(T_49761, UInt<8>("h066"), T_49766) @[rob.scala 1050:21] 
    node T_49768 = mux(T_49759, UInt<8>("h043"), T_49767) @[rob.scala 1049:21] 
    node T_49769 = mux(T_49757, UInt<8>("h058"), T_49768) @[rob.scala 1048:21] 
    node T_49771 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49771 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49769, debug_entry[35].uop.pdst, debug_entry[35].uop.br_mask, debug_entry[35].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49773 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49773 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49776 = eq(rob_head, UInt<5>("h012")) @[rob.scala 970:26] 
    node T_49778 = eq(rob_tail, UInt<5>("h012")) @[rob.scala 970:50] 
    node T_49779 = and(T_49776, T_49778) @[rob.scala 970:40] 
    node T_49782 = eq(rob_head, UInt<5>("h012")) @[rob.scala 971:26] 
    node T_49785 = eq(rob_tail, UInt<5>("h012")) @[rob.scala 972:26] 
    node T_49788 = mux(T_49785, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49789 = mux(T_49782, UInt<8>("h048"), T_49788) @[rob.scala 971:18] 
    node T_49790 = mux(T_49779, UInt<8>("h042"), T_49789) @[rob.scala 970:18] 
    node T_49792 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49792 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h012"), T_49790) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49793 = or(debug_entry[36].valid, debug_entry[37].valid) @[rob.scala 992:57] 
    infer mport T_49795 = row_metadata_brob_idx[UInt<5>("h012")], clk
    infer mport T_49797 = row_metadata_has_brorjalr[UInt<5>("h012")], clk
    node T_49800 = mux(debug_entry[36].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49803 = mux(debug_entry[37].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49806 = mux(debug_entry[36].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49809 = mux(debug_entry[37].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49810 = bits(debug_entry[36].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49811 = bits(debug_entry[37].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49813 = eq(rob_head, UInt<5>("h012")) @[rob.scala 1002:29] 
    node T_49814 = and(T_49813, T_49793) @[rob.scala 1002:43] 
    node T_49818 = mux(T_49793, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49819 = mux(T_49814, UInt<8>("h020"), T_49818) @[rob.scala 1002:21] 
    node T_49822 = mux(debug_entry[36].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49825 = mux(debug_entry[37].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49827 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49827 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49795, T_49797, T_49800, T_49803, T_49806, T_49809, T_49810, T_49811, T_49819, debug_entry[36].uop.inst, debug_entry[37].uop.inst, T_49822, T_49825) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49828 = eq(debug_entry[36].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49830 = eq(debug_entry[36].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49832 = eq(debug_entry[36].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49834 = eq(debug_entry[36].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49837 = mux(T_49834, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49838 = mux(T_49832, UInt<8>("h066"), T_49837) @[rob.scala 1050:21] 
    node T_49839 = mux(T_49830, UInt<8>("h043"), T_49838) @[rob.scala 1049:21] 
    node T_49840 = mux(T_49828, UInt<8>("h058"), T_49839) @[rob.scala 1048:21] 
    node T_49842 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49842 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49840, debug_entry[36].uop.pdst, debug_entry[36].uop.br_mask, debug_entry[36].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49843 = eq(debug_entry[37].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49845 = eq(debug_entry[37].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49847 = eq(debug_entry[37].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49849 = eq(debug_entry[37].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49852 = mux(T_49849, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49853 = mux(T_49847, UInt<8>("h066"), T_49852) @[rob.scala 1050:21] 
    node T_49854 = mux(T_49845, UInt<8>("h043"), T_49853) @[rob.scala 1049:21] 
    node T_49855 = mux(T_49843, UInt<8>("h058"), T_49854) @[rob.scala 1048:21] 
    node T_49857 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49857 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49855, debug_entry[37].uop.pdst, debug_entry[37].uop.br_mask, debug_entry[37].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49859 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49859 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49862 = eq(rob_head, UInt<5>("h013")) @[rob.scala 970:26] 
    node T_49864 = eq(rob_tail, UInt<5>("h013")) @[rob.scala 970:50] 
    node T_49865 = and(T_49862, T_49864) @[rob.scala 970:40] 
    node T_49868 = eq(rob_head, UInt<5>("h013")) @[rob.scala 971:26] 
    node T_49871 = eq(rob_tail, UInt<5>("h013")) @[rob.scala 972:26] 
    node T_49874 = mux(T_49871, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49875 = mux(T_49868, UInt<8>("h048"), T_49874) @[rob.scala 971:18] 
    node T_49876 = mux(T_49865, UInt<8>("h042"), T_49875) @[rob.scala 970:18] 
    node T_49878 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49878 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h013"), T_49876) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49879 = or(debug_entry[38].valid, debug_entry[39].valid) @[rob.scala 992:57] 
    infer mport T_49881 = row_metadata_brob_idx[UInt<5>("h013")], clk
    infer mport T_49883 = row_metadata_has_brorjalr[UInt<5>("h013")], clk
    node T_49886 = mux(debug_entry[38].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49889 = mux(debug_entry[39].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49892 = mux(debug_entry[38].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49895 = mux(debug_entry[39].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49896 = bits(debug_entry[38].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49897 = bits(debug_entry[39].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49899 = eq(rob_head, UInt<5>("h013")) @[rob.scala 1002:29] 
    node T_49900 = and(T_49899, T_49879) @[rob.scala 1002:43] 
    node T_49904 = mux(T_49879, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49905 = mux(T_49900, UInt<8>("h020"), T_49904) @[rob.scala 1002:21] 
    node T_49908 = mux(debug_entry[38].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49911 = mux(debug_entry[39].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49913 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49913 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49881, T_49883, T_49886, T_49889, T_49892, T_49895, T_49896, T_49897, T_49905, debug_entry[38].uop.inst, debug_entry[39].uop.inst, T_49908, T_49911) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_49914 = eq(debug_entry[38].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49916 = eq(debug_entry[38].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49918 = eq(debug_entry[38].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49920 = eq(debug_entry[38].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49923 = mux(T_49920, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49924 = mux(T_49918, UInt<8>("h066"), T_49923) @[rob.scala 1050:21] 
    node T_49925 = mux(T_49916, UInt<8>("h043"), T_49924) @[rob.scala 1049:21] 
    node T_49926 = mux(T_49914, UInt<8>("h058"), T_49925) @[rob.scala 1048:21] 
    node T_49928 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49928 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49926, debug_entry[38].uop.pdst, debug_entry[38].uop.br_mask, debug_entry[38].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49929 = eq(debug_entry[39].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_49931 = eq(debug_entry[39].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_49933 = eq(debug_entry[39].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_49935 = eq(debug_entry[39].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_49938 = mux(T_49935, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_49939 = mux(T_49933, UInt<8>("h066"), T_49938) @[rob.scala 1050:21] 
    node T_49940 = mux(T_49931, UInt<8>("h043"), T_49939) @[rob.scala 1049:21] 
    node T_49941 = mux(T_49929, UInt<8>("h058"), T_49940) @[rob.scala 1048:21] 
    node T_49943 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_49943 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_49941, debug_entry[39].uop.pdst, debug_entry[39].uop.br_mask, debug_entry[39].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_49945 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_49945 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_49948 = eq(rob_head, UInt<5>("h014")) @[rob.scala 970:26] 
    node T_49950 = eq(rob_tail, UInt<5>("h014")) @[rob.scala 970:50] 
    node T_49951 = and(T_49948, T_49950) @[rob.scala 970:40] 
    node T_49954 = eq(rob_head, UInt<5>("h014")) @[rob.scala 971:26] 
    node T_49957 = eq(rob_tail, UInt<5>("h014")) @[rob.scala 972:26] 
    node T_49960 = mux(T_49957, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_49961 = mux(T_49954, UInt<8>("h048"), T_49960) @[rob.scala 971:18] 
    node T_49962 = mux(T_49951, UInt<8>("h042"), T_49961) @[rob.scala 970:18] 
    node T_49964 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_49964 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h014"), T_49962) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_49965 = or(debug_entry[40].valid, debug_entry[41].valid) @[rob.scala 992:57] 
    infer mport T_49967 = row_metadata_brob_idx[UInt<5>("h014")], clk
    infer mport T_49969 = row_metadata_has_brorjalr[UInt<5>("h014")], clk
    node T_49972 = mux(debug_entry[40].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_49975 = mux(debug_entry[41].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_49978 = mux(debug_entry[40].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_49981 = mux(debug_entry[41].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_49982 = bits(debug_entry[40].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_49983 = bits(debug_entry[41].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_49985 = eq(rob_head, UInt<5>("h014")) @[rob.scala 1002:29] 
    node T_49986 = and(T_49985, T_49965) @[rob.scala 1002:43] 
    node T_49990 = mux(T_49965, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_49991 = mux(T_49986, UInt<8>("h020"), T_49990) @[rob.scala 1002:21] 
    node T_49994 = mux(debug_entry[40].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_49997 = mux(debug_entry[41].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_49999 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_49999 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_49967, T_49969, T_49972, T_49975, T_49978, T_49981, T_49982, T_49983, T_49991, debug_entry[40].uop.inst, debug_entry[41].uop.inst, T_49994, T_49997) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_50000 = eq(debug_entry[40].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_50002 = eq(debug_entry[40].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_50004 = eq(debug_entry[40].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_50006 = eq(debug_entry[40].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_50009 = mux(T_50006, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_50010 = mux(T_50004, UInt<8>("h066"), T_50009) @[rob.scala 1050:21] 
    node T_50011 = mux(T_50002, UInt<8>("h043"), T_50010) @[rob.scala 1049:21] 
    node T_50012 = mux(T_50000, UInt<8>("h058"), T_50011) @[rob.scala 1048:21] 
    node T_50014 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_50014 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_50012, debug_entry[40].uop.pdst, debug_entry[40].uop.br_mask, debug_entry[40].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_50015 = eq(debug_entry[41].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_50017 = eq(debug_entry[41].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_50019 = eq(debug_entry[41].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_50021 = eq(debug_entry[41].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_50024 = mux(T_50021, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_50025 = mux(T_50019, UInt<8>("h066"), T_50024) @[rob.scala 1050:21] 
    node T_50026 = mux(T_50017, UInt<8>("h043"), T_50025) @[rob.scala 1049:21] 
    node T_50027 = mux(T_50015, UInt<8>("h058"), T_50026) @[rob.scala 1048:21] 
    node T_50029 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_50029 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_50027, debug_entry[41].uop.pdst, debug_entry[41].uop.br_mask, debug_entry[41].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_50031 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_50031 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_50034 = eq(rob_head, UInt<5>("h015")) @[rob.scala 970:26] 
    node T_50036 = eq(rob_tail, UInt<5>("h015")) @[rob.scala 970:50] 
    node T_50037 = and(T_50034, T_50036) @[rob.scala 970:40] 
    node T_50040 = eq(rob_head, UInt<5>("h015")) @[rob.scala 971:26] 
    node T_50043 = eq(rob_tail, UInt<5>("h015")) @[rob.scala 972:26] 
    node T_50046 = mux(T_50043, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_50047 = mux(T_50040, UInt<8>("h048"), T_50046) @[rob.scala 971:18] 
    node T_50048 = mux(T_50037, UInt<8>("h042"), T_50047) @[rob.scala 970:18] 
    node T_50050 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_50050 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h015"), T_50048) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_50051 = or(debug_entry[42].valid, debug_entry[43].valid) @[rob.scala 992:57] 
    infer mport T_50053 = row_metadata_brob_idx[UInt<5>("h015")], clk
    infer mport T_50055 = row_metadata_has_brorjalr[UInt<5>("h015")], clk
    node T_50058 = mux(debug_entry[42].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_50061 = mux(debug_entry[43].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_50064 = mux(debug_entry[42].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_50067 = mux(debug_entry[43].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_50068 = bits(debug_entry[42].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_50069 = bits(debug_entry[43].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_50071 = eq(rob_head, UInt<5>("h015")) @[rob.scala 1002:29] 
    node T_50072 = and(T_50071, T_50051) @[rob.scala 1002:43] 
    node T_50076 = mux(T_50051, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_50077 = mux(T_50072, UInt<8>("h020"), T_50076) @[rob.scala 1002:21] 
    node T_50080 = mux(debug_entry[42].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_50083 = mux(debug_entry[43].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_50085 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_50085 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_50053, T_50055, T_50058, T_50061, T_50064, T_50067, T_50068, T_50069, T_50077, debug_entry[42].uop.inst, debug_entry[43].uop.inst, T_50080, T_50083) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_50086 = eq(debug_entry[42].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_50088 = eq(debug_entry[42].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_50090 = eq(debug_entry[42].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_50092 = eq(debug_entry[42].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_50095 = mux(T_50092, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_50096 = mux(T_50090, UInt<8>("h066"), T_50095) @[rob.scala 1050:21] 
    node T_50097 = mux(T_50088, UInt<8>("h043"), T_50096) @[rob.scala 1049:21] 
    node T_50098 = mux(T_50086, UInt<8>("h058"), T_50097) @[rob.scala 1048:21] 
    node T_50100 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_50100 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_50098, debug_entry[42].uop.pdst, debug_entry[42].uop.br_mask, debug_entry[42].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_50101 = eq(debug_entry[43].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_50103 = eq(debug_entry[43].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_50105 = eq(debug_entry[43].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_50107 = eq(debug_entry[43].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_50110 = mux(T_50107, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_50111 = mux(T_50105, UInt<8>("h066"), T_50110) @[rob.scala 1050:21] 
    node T_50112 = mux(T_50103, UInt<8>("h043"), T_50111) @[rob.scala 1049:21] 
    node T_50113 = mux(T_50101, UInt<8>("h058"), T_50112) @[rob.scala 1048:21] 
    node T_50115 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_50115 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_50113, debug_entry[43].uop.pdst, debug_entry[43].uop.br_mask, debug_entry[43].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_50117 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_50117 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_50120 = eq(rob_head, UInt<5>("h016")) @[rob.scala 970:26] 
    node T_50122 = eq(rob_tail, UInt<5>("h016")) @[rob.scala 970:50] 
    node T_50123 = and(T_50120, T_50122) @[rob.scala 970:40] 
    node T_50126 = eq(rob_head, UInt<5>("h016")) @[rob.scala 971:26] 
    node T_50129 = eq(rob_tail, UInt<5>("h016")) @[rob.scala 972:26] 
    node T_50132 = mux(T_50129, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_50133 = mux(T_50126, UInt<8>("h048"), T_50132) @[rob.scala 971:18] 
    node T_50134 = mux(T_50123, UInt<8>("h042"), T_50133) @[rob.scala 970:18] 
    node T_50136 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_50136 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h016"), T_50134) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_50137 = or(debug_entry[44].valid, debug_entry[45].valid) @[rob.scala 992:57] 
    infer mport T_50139 = row_metadata_brob_idx[UInt<5>("h016")], clk
    infer mport T_50141 = row_metadata_has_brorjalr[UInt<5>("h016")], clk
    node T_50144 = mux(debug_entry[44].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_50147 = mux(debug_entry[45].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_50150 = mux(debug_entry[44].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_50153 = mux(debug_entry[45].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_50154 = bits(debug_entry[44].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_50155 = bits(debug_entry[45].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_50157 = eq(rob_head, UInt<5>("h016")) @[rob.scala 1002:29] 
    node T_50158 = and(T_50157, T_50137) @[rob.scala 1002:43] 
    node T_50162 = mux(T_50137, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_50163 = mux(T_50158, UInt<8>("h020"), T_50162) @[rob.scala 1002:21] 
    node T_50166 = mux(debug_entry[44].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_50169 = mux(debug_entry[45].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_50171 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_50171 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_50139, T_50141, T_50144, T_50147, T_50150, T_50153, T_50154, T_50155, T_50163, debug_entry[44].uop.inst, debug_entry[45].uop.inst, T_50166, T_50169) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_50172 = eq(debug_entry[44].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_50174 = eq(debug_entry[44].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_50176 = eq(debug_entry[44].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_50178 = eq(debug_entry[44].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_50181 = mux(T_50178, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_50182 = mux(T_50176, UInt<8>("h066"), T_50181) @[rob.scala 1050:21] 
    node T_50183 = mux(T_50174, UInt<8>("h043"), T_50182) @[rob.scala 1049:21] 
    node T_50184 = mux(T_50172, UInt<8>("h058"), T_50183) @[rob.scala 1048:21] 
    node T_50186 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_50186 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_50184, debug_entry[44].uop.pdst, debug_entry[44].uop.br_mask, debug_entry[44].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_50187 = eq(debug_entry[45].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_50189 = eq(debug_entry[45].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_50191 = eq(debug_entry[45].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_50193 = eq(debug_entry[45].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_50196 = mux(T_50193, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_50197 = mux(T_50191, UInt<8>("h066"), T_50196) @[rob.scala 1050:21] 
    node T_50198 = mux(T_50189, UInt<8>("h043"), T_50197) @[rob.scala 1049:21] 
    node T_50199 = mux(T_50187, UInt<8>("h058"), T_50198) @[rob.scala 1048:21] 
    node T_50201 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_50201 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_50199, debug_entry[45].uop.pdst, debug_entry[45].uop.br_mask, debug_entry[45].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_50203 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_50203 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16] 
    node T_50206 = eq(rob_head, UInt<5>("h017")) @[rob.scala 970:26] 
    node T_50208 = eq(rob_tail, UInt<5>("h017")) @[rob.scala 970:50] 
    node T_50209 = and(T_50206, T_50208) @[rob.scala 970:40] 
    node T_50212 = eq(rob_head, UInt<5>("h017")) @[rob.scala 971:26] 
    node T_50215 = eq(rob_tail, UInt<5>("h017")) @[rob.scala 972:26] 
    node T_50218 = mux(T_50215, UInt<8>("h054"), UInt<8>("h020")) @[rob.scala 972:18] 
    node T_50219 = mux(T_50212, UInt<8>("h048"), T_50218) @[rob.scala 971:18] 
    node T_50220 = mux(T_50209, UInt<8>("h042"), T_50219) @[rob.scala 970:18] 
    node T_50222 = eq(reset, UInt<1>("h00")) @[rob.scala 967:16] 
    when T_50222 : @[rob.scala 967:16] 
      printf(clk, UInt<1>(1), "    rob[%d] %c (", UInt<6>("h017"), T_50220) @[rob.scala 967:16] 
      skip @[rob.scala 967:16] 
    node T_50223 = or(debug_entry[46].valid, debug_entry[47].valid) @[rob.scala 992:57] 
    infer mport T_50225 = row_metadata_brob_idx[UInt<5>("h017")], clk
    infer mport T_50227 = row_metadata_has_brorjalr[UInt<5>("h017")], clk
    node T_50230 = mux(debug_entry[46].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 996:21] 
    node T_50233 = mux(debug_entry[47].valid, UInt<8>("h056"), UInt<8>("h020")) @[rob.scala 997:21] 
    node T_50236 = mux(debug_entry[46].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 998:21] 
    node T_50239 = mux(debug_entry[47].busy, UInt<8>("h042"), UInt<8>("h020")) @[rob.scala 999:21] 
    node T_50240 = bits(debug_entry[46].uop.pc, 31, 0) @[rob.scala 1000:45] 
    node T_50241 = bits(debug_entry[47].uop.pc, 15, 0) @[rob.scala 1001:45] 
    node T_50243 = eq(rob_head, UInt<5>("h017")) @[rob.scala 1002:29] 
    node T_50244 = and(T_50243, T_50223) @[rob.scala 1002:43] 
    node T_50248 = mux(T_50223, UInt<8>("h020"), UInt<8>("h020")) @[rob.scala 1003:21] 
    node T_50249 = mux(T_50244, UInt<8>("h020"), T_50248) @[rob.scala 1002:21] 
    node T_50252 = mux(debug_entry[46].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1007:21] 
    node T_50255 = mux(debug_entry[47].exception, UInt<8>("h045"), UInt<8>("h02d")) @[rob.scala 1008:21] 
    node T_50257 = eq(reset, UInt<1>("h00")) @[rob.scala 993:19] 
    when T_50257 : @[rob.scala 993:19] 
      printf(clk, UInt<1>(1), "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", T_50225, T_50227, T_50230, T_50233, T_50236, T_50239, T_50240, T_50241, T_50249, debug_entry[46].uop.inst, debug_entry[47].uop.inst, T_50252, T_50255) @[rob.scala 993:19] 
      skip @[rob.scala 993:19] 
    node T_50258 = eq(debug_entry[46].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_50260 = eq(debug_entry[46].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_50262 = eq(debug_entry[46].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_50264 = eq(debug_entry[46].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_50267 = mux(T_50264, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_50268 = mux(T_50262, UInt<8>("h066"), T_50267) @[rob.scala 1050:21] 
    node T_50269 = mux(T_50260, UInt<8>("h043"), T_50268) @[rob.scala 1049:21] 
    node T_50270 = mux(T_50258, UInt<8>("h058"), T_50269) @[rob.scala 1048:21] 
    node T_50272 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_50272 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_50270, debug_entry[46].uop.pdst, debug_entry[46].uop.br_mask, debug_entry[46].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_50273 = eq(debug_entry[47].uop.dst_rtype, UInt<2>("h00")) @[rob.scala 1048:58] 
    node T_50275 = eq(debug_entry[47].uop.dst_rtype, UInt<2>("h03")) @[rob.scala 1049:58] 
    node T_50277 = eq(debug_entry[47].uop.dst_rtype, UInt<2>("h01")) @[rob.scala 1050:58] 
    node T_50279 = eq(debug_entry[47].uop.dst_rtype, UInt<2>("h02")) @[rob.scala 1051:58] 
    node T_50282 = mux(T_50279, UInt<8>("h02d"), UInt<8>("h03f")) @[rob.scala 1051:21] 
    node T_50283 = mux(T_50277, UInt<8>("h066"), T_50282) @[rob.scala 1050:21] 
    node T_50284 = mux(T_50275, UInt<8>("h043"), T_50283) @[rob.scala 1049:21] 
    node T_50285 = mux(T_50273, UInt<8>("h058"), T_50284) @[rob.scala 1048:21] 
    node T_50287 = eq(reset, UInt<1>("h00")) @[rob.scala 1047:19] 
    when T_50287 : @[rob.scala 1047:19] 
      printf(clk, UInt<1>(1), "(d:%c p%d, bm:%x sdt:%d) ", T_50285, debug_entry[47].uop.pdst, debug_entry[47].uop.br_mask, debug_entry[47].uop.stale_pdst) @[rob.scala 1047:19] 
      skip @[rob.scala 1047:19] 
    node T_50289 = eq(reset, UInt<1>("h00")) @[rob.scala 1061:16] 
    when T_50289 : @[rob.scala 1061:16] 
      printf(clk, UInt<1>(1), "\n") @[rob.scala 1061:16] 
      skip @[rob.scala 1061:16]