path: root/notes/architecture.05.05.15.txt

Omar/Ofar? wrote genesis and is Dave's boss
Big problem is how to integrate different verilog, and put them all together to make it work
   Can chisel help?
Different clock domains? L2 should be in a different domain