| Age | Commit message (Expand) | Author |
|---|---|---|
| 2015-08-24 | Removed old chisel3 tests that all failed for syntax reasons. Tests should no... | azidar |
| 2015-07-14 | Added clock support | azidar |
| 2015-06-02 | Added sequential/combinational memories. Started debugging verilog backend. A... | azidar |
| 2015-05-21 | Added pad pass, used for flo backend | azidar |
| 2015-05-04 | Added new Control.fir with reduced padding | azidar |
| 2015-05-02 | Added a infrastructure for check passes, and wrote a few | azidar |
 |
index : sfcX | |
| Scala FIRRTL Compiler for chiselX |
| aboutsummaryrefslogtreecommitdiff |