aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/WiringTests.scala
AgeCommit message (Expand)Author
2020-09-16Change to Apache 2.0 License (#1901)Chick Markley
2020-08-14All of src/ formatted with scalafmtchick
2020-07-29WiringTransform: fix non-determinism (#1799)Kevin Laeufer
2020-03-17[RFC] Factor out common test classes; package them (#1412)David Biancolin
2020-02-12Removed unused imports in src/test/ (#1381)Jim Lawson
2019-11-07Add check for multiple sources for same wiring pin (#1191)Jack Koenig
2019-09-16Rename gender to flowSchuyler Eldridge
2019-02-22Add Width Constraints with Annotations (#956)Albert Chen
2018-02-27Refactor Annotations (#721)Jack Koenig
2018-02-07Fix EulerTour for circuits with one module (#736)Schuyler Eldridge
2018-01-15WiringTransform Refactor (#648)Schuyler Eldridge
2017-03-22Bugfix: apply/unapply of PinAnnotation brokenazidar
2016-12-08Clk2clock - rename the implicit "clk" module input "clock" (#387)Jim Lawson
2016-11-23Stringified annotations (#367)Adam Izraelevitz
2016-11-15Fixed multi wiring (#368)Adam Izraelevitz
2016-11-04Cleanup license at top of every file (#364)Jack Koenig
2016-11-04Refactor Compilers and Transformsjackkoenig
2016-10-27Wiring (#348)Adam Izraelevitz
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-31 16:19:45 +0000