aboutsummaryrefslogtreecommitdiff
path: root/src/main
AgeCommit message (Expand)Author
2024-06-05Delete CheckScalaVersionsfc-scala3Aditya Naik
2024-05-29Make it publishableAditya Naik
2024-05-29Add Scala3 supportAditya Naik
2023-03-20Make return value of Serializer.lazily lazy (#2627)HEADmaster1.6.xJack Koenig
2023-03-15Update serialization to firrtl-spec 1.2.0 (#2615)Jack Koenig
2023-02-03Fix invalid references generated by VerilogMemDelays (#2588)Alan L
2023-01-25Serializer: only serialize smem RUW if non-default (#2597)Kevin Laeufer
2023-01-25[smem] fix read-under-write serialization (#2595)Kevin Laeufer
2022-12-150-bit literals (#2544)Kevin Laeufer
2022-09-22Fix serialization of whens with empty blocks (#2560)Jack Koenig
2022-09-19Add Serializer.lazily for buffered serialization (#2554)Jack Koenig
2022-09-13Make the Parser handle errors more gracefully (#2549)Jack Koenig
2022-09-12Handle new keyword version as an identifier (#2550)Jack Koenig
2022-08-26FIRRTL version support (#2543)Zachary Yedidia
2022-08-03smt: make SMTExprMap object public (#2534)Kevin Laeufer
2022-04-21Fix optimization of register with reset but invalid connection (#2520)Jack Koenig
2022-04-21Update json4s-native to 4.0.5 (#2519)Lucheng Zhang
2022-04-11Fix incorrect deprecation warning for TargetDirAnnotation (#2511)Jack Koenig
2022-04-07Make MemConf's MemPort serialization deterministic (#2508)Chick Markley
2022-04-05Use circuit name hashCode for circuit anno hashCode (#2504)Jack Koenig
2022-03-25Fix anno deserialization when class field is not first (#2501)Fabian Schuiki
2022-03-02Fold VerilogModulusCleanup into LegalizeVerilog (#2485)Jack Koenig
2022-01-27Fix faulty MemorySynthInit behavior (#2468)John's Brew
2022-01-25emission-options flags swapped (#2472)Andrea Nardi
2022-01-19preset: make PropagatePreset play nice with verification statements (#2453)Kevin Laeufer
2022-01-17[smt] correct comparison for out-of-bounds memory access check (#2463)Kevin Laeufer
2022-01-06Add FileInfo to asyncResetAlwaysBlocks (#2451)sinofp
2021-12-27disable random should not contain useInitAsPreset. (#2449)Jiuyang Liu
2021-12-21Remove some warnings (#2448)Jack Koenig
2021-12-21smt: deal correctly with negative SInt literals (#2447)Kevin Laeufer
2021-12-18Fix width of signed addition when input to mux (#2440)Jack Koenig
2021-12-17smt: correctly serialize array index on read (#2446)Kevin Laeufer
2021-12-17Deprecate all mutable methods on RenameMap (#2444)Jack Koenig
2021-12-17Modify and optimize performance of propagate annotations (#2393)Jack Koenig
2021-12-13Implement CustomRadixTransform for wave viewers (#2434)Jiuyang Liu
2021-12-01Use ANTLR Listener to save memory during parsingJack Koenig
2021-12-01Handle references better in ANTLR ParserJack Koenig
2021-11-30[deprecation clean up] remove trait firrtl.util.BackendCompilationUtilities (...Jiuyang Liu
2021-11-29[deprecation clean up] remove firrtl.ExecutionOptionsManager (#2422)Jiuyang Liu
2021-11-23Enable memory initialization in synthesis for FPGA targets (#2430)Carlos Eduardo
2021-11-23[deprecation clean up] Remove firrtl.Driver (#2419)Jiuyang Liu
2021-11-22remove firrtl.transforms.BlackBoxSourceHelper.fileListName. (#2426)Jiuyang Liu
2021-11-22remove firrtl.transforms.InferResets.DifferingDriverTypesException (#2425)Jiuyang Liu
2021-11-22remove firrtl.transforms.InlineAcrossCastsTransform. (#2424)Jiuyang Liu
2021-11-22remove firrtl.FIRRTLException (#2421)Jiuyang Liu
2021-11-22[deprecation clean up] remove deprecated API in firrtl.Utils (#2420)Jiuyang Liu
2021-11-19Disable random init (#2396)Jiuyang Liu
2021-11-12Let firrtl based applications run despite loading unknown annotations (#2387)Chick Markley
2021-11-10smt: fix handling of div primitive in formal backend (#2409)Kevin Laeufer
2021-11-04BlackBoxSourceHelper: ensure trailing newline in .f file (#2405)Kevin Laeufer
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-31 19:49:54 +0000