aboutsummaryrefslogtreecommitdiff
path: root/test/passes/expand-whens/reg-and-when.fir
diff options
context:
space:
mode:
Diffstat (limited to 'test/passes/expand-whens/reg-and-when.fir')
-rw-r--r--test/passes/expand-whens/reg-and-when.fir2
1 files changed, 1 insertions, 1 deletions
diff --git a/test/passes/expand-whens/reg-and-when.fir b/test/passes/expand-whens/reg-and-when.fir
index 9d23acf9..ac678b6d 100644
--- a/test/passes/expand-whens/reg-and-when.fir
+++ b/test/passes/expand-whens/reg-and-when.fir
@@ -1,5 +1,5 @@
; RUN: firrtl -i %s -o %s.v -X verilog -p cd 2>&1 | tee %s.out ; cat %s.v | FileCheck %s
-; CHECK: out_slow_bits <= fromhost_q$deq$valid ? fromhost_q$deq$bits : tohost_q$deq$bits;
+; CHECK: out__slow__bits <= fromhost__q$deq$valid ? fromhost__q$deq$bits : tohost__q$deq$bits;
circuit Top :
module Top :
input clock : Clock